Instruction	Opcode (ALU Op)	Туре	Usage		Operation
add	00000 (00000)	R	add \$rd, \$rs, \$rt	\$rd = \$rs + \$rt	
			Я		
sub	00000 (00001)	R	sub\$rd, \$rs, \$rt	\$rd = \$rs - \$rt	
and	00000 (00010)	R	and \$rd, \$rs, \$rt	\$rd = \$rs AND \$rt	
or	00000 (00011)	R	or \$rd, \$rs, \$rt	\$rd = \$rs OR \$rt	
sll	00000 (00100)	R	sll \$rd, \$rs, shamt	\$rd = \$rs << shamt	
SII	00000 (00100)	N.	Sil \$10, \$15, Stiallic	şiu – şis << silallır	
sra	00000 (00101)	R	sra \$rd, \$rs, shamt	\$rd = \$rs * 2^shamt	
mul	00000 (00110)	R	mul \$rd, \$rs, \$rt	\$rd = \$rs * \$rt (16b X 16b)	
div	00000 (00111)	R	div \$rd, \$rs, \$rt	\$rd = \$rs / \$rt (32b div. by 16b)	
CUSTOM R	00000 (01000)				
(in ALU)	 00000 (11111)	R	CUSTOM_R# \$rd, \$rs, \$rt	\$rd = CUSTOM#(\$rs, \$rt)t	
j	00001	JI	j N	PC = N	
bne	00010	I	bne \$rd, \$rs, N	if(\$rd != \$rs) PC = PC+1+N	
jal	00011	JI	jal N	\$r31 = PC+1; PC=N	
jr	00100	JII	jr \$rd	PC = \$rd	
				M	
jr addi	00100	JII	jr \$rd addi \$rd, \$rs, N	PC = \$rd  \$rd = \$rs + N	
				M	
addi	00101	I	addi \$rd, \$rs, N	\$rd = \$rs + N	
addi	00101	I	addi \$rd, \$rs, N	\$rd = \$rs + N	
addi blt sw	00101	I	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	
addi blt	00101	I	addi \$rd, \$rs, N	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N	
addi blt sw	00101	I I	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	
addi blt sw	00101 00110 00111 01000 01001 01010	I I I R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	
addi blt sw lw custr1 custr2 custr3	00101 00110 00101 01000 01011 01011	I I I R R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	
addi blt sw lw custr1 custr2	00101 00110 00100 01010 01010 011000	I I I R R R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)  [w \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	Custom
addi blt sw lw custr1 custr2 custr3	00101 00110 00101 01000 01011 01011	I I I R R R R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	Custom
addi blt sw lw custr1 custr2 custr3 custr4	00101 00110 00100 01010 01010 011000	I I I R R R R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)  [w \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	Custom
addi blt sw lw custr1 custr2 custr3 custr4 custr5	00101 00110 00101 01000 01101 01100 01101	I I I R R R R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)  [w \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	Custom
addi blt sw lw custr1 custr2 custr3 custr4 custr5 custr6	00101 00110 00101 01100 01101 01110 01110	I I I R R R R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)  [w \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	Custom
addi blt sw lw custr1 custr2 custr3 custr4 custr5 custr6 custr7	00101	I I I R R R R R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)  [w \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	Custom
addi blt sw lw custr1 custr2 custr3 custr4 custr5 custr6 custr7 custr8	00101  00110  00111  01000  01001  01010  01010  01101  01100  01101  01110  01111  10000	I I I R R R R R R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)  [w \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	Custom
addi  blt  sw  lw  custr1 custr2 custr3 custr4 custr5 custr6 custr7 custr8 custi1	00101	I I I I R R R R R R R R R R R	addi \$rd, \$rs, N  blt \$rd, \$rs, N  sw \$rd, N(\$rs)  [w \$rd, N(\$rs)	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	Custom
addi  blt  sw  lw  custr1 custr2 custr3 custr4 custr5 custr6 custr7 custr8 custi1 custi2	00101	I I I I R R R R R R R R R I I	addi \$rd, \$rs, N  bit \$rd, \$rs, N  sw \$rd, N(\$rs)  [w \$rd, N(\$rs)  CUSTOM \$rd, \$rs, \$rt	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	
addi  blt  sw  lw  custr1 custr2 custr3 custr4 custr5 custr6 custr7 custr8 custi1 custi2 custi3	00101  00110  00111  01000  01001  01010  01010  01101  01110  10000  10001  10010  10010	I I I I R R R R R R R I I I	addi \$rd, \$rs, N  bit \$rd, \$rs, N  sw \$rd, N(\$rs)  [w \$rd, N(\$rs)  CUSTOM \$rd, \$rs, \$rt	\$rd = \$rs + N  if(\$rd < \$rs) PC=PC+1+N  MEM[\$rs + N] = \$rd	

R         Opcode [31:27]         RD [26:22]         RS [21:17]         RT [16:12]         shiftamt [11:7]         ALUop [6:2]         Z           I         Opcode [31:27]         RD [26:22]         RS [21:17]         Immediate [16:0]	Zeros [1:0]					
Opcode [31:27]   RD [26:22]   RS [21:17]   Immediate [16:0]						
Opcode [31:27] Target [26:0]						
Opcode [31:27] RD [26:22]						

I-type immediate field [16:0] is signed 2's complement and sign-extended to the full 32-bit word size.

J-type target field [26:0] is extended to the full 32-bit PC size using the upper bits from the current PC+1.

Register fields that are undefined are filled with zeroes by the assembler.

Register \$r0 always equals zero. Registers \$r1 through \$r30 are general purpose. Register \$r31 stores the link address of a jump-and-link instruction.

Instructions that change control flow (beq, blt, j, jal, jr) do not have a delay slot.

Memory is word-addressed. The instruction and data memory address spaces are separate. Static data begins at data memory address zero. Stack data begins at the end of the data memory and grows downwards. There is no preset boundary between the end of static data and the start of the upwardsgrowing heap; this is a property of the assembly program.

After a reset, all register values are zero and program execution begins from instruction memory address zero. The memory's contents are not reset.