

## JFET SPICE MODEL:

The SPICE model for our N Channel JFET, the 2SK30 is shown below (the note on the last entry refers to a CQ magazine article from July, 1988 as the model source):

```
*2SK30
*id(R 0.3-0.75 / 0 0.6-1.4 / Y 1.2-3.00 / GR 2.6-6.5)
.model J2SK30r    NJF(vto=-0.8v beta=0.75m lambda=0 cgd=2.6p cgs=8.2p
+ dev 10% LOT 60%
.model J2SK30o    NJF(vto=-1.1v beta=0.75m lambda=0 cgd=2.6p cgs=8.2p
+ dev 10% LOT 60%
.model J2SK30y    NJF(vto=-1.8v beta=0.75m lambda=0 cgd=2.6p cgs=8.2p
+ dev 10% LOT 60%
.model J2SK30gr   NJF(vto=-2.8v beta=0.75m lambda=0 cgd=2.6p cgs=8.2p
+ dev 10% LOT 60%
.model J2SK30atm NJF(beta=.768m vto=-2.70 cgd=2.6p cgs=8.2p dev 10% LOT 60%
* CQ 1988/7
```

## DEV and LOT in the JFET SPICE Model:

DEV 10% LOT 60% is used in **SPICE simulations** to define statistical variations for device parameters, enabling **worst-case and Monte Carlo analyses**.

## Explanation of the Parameters:

These parameters define how much a specific model parameter (like a transistor's current gain or a resistor's value) can vary from its nominal value during a statistical simulation. This is crucial for checking circuit robustness and manufacturing yield.

- **DEV (Deviation):** This specifies the **intra-die variation**, which is the random mismatch between components on the same integrated circuit (die). The value 10% means the parameter can randomly vary by up to  $\pm 10\%$  from its nominal value due to local process variations.
- **LOT:** This specifies the **inter-die (or lot-to-lot) variation**. This accounts for the systematic shift in parameters that affects all devices on an entire wafer or in a specific manufacturing batch (lot). The value 60% means the parameter's nominal value can vary by up to  $\pm 60\%$  from the global average value across different manufacturing lots.

## IDSS Classification note in the data sheet:

In a JFET datasheet, the **IDSS classification note** refers to the practice of the manufacturer sorting JFETs into different performance grades (listed as R, O, Y, and GR in the 2SK30 datasheet) based on their specific, measured **Zero-Gate-Voltage Drain Current**.

## **Understanding the Classification:**

- **IDSS Definition:**  $I_{DSS}$  is the maximum current that can flow from the drain to the source when the gate-source voltage ( $V_{GS}$ ) is 0V (gate and source shorted together) and the JFET is in the saturation region.
- **Manufacturing Variability:** The exact value of  $I_{DSS}$  and the associated pinch-off voltage ( $V_P$ ) can vary significantly even among JFETs of the same part number due to slight inconsistencies in the manufacturing process. This variability is inherent to JFETs and is comparable to the beta factor ( $h_{FE}$ ) in BJTs.
- **Binning/Grading:** To provide designers with more predictable components for specific applications, manufacturers test the produced JFETs and group (or "bin") them into different classifications, each with a tighter range of  $I_{DSS}$  values than the overall part number might suggest.

## **Practical Implications for Design:**

The classification allows designers to select the appropriate JFET grade for their circuit, particularly when the design depends on a specific current range or requires matched pairs for differential amplifiers.

## **SPICE Syntax for a JFET:**

The SPICE syntax for an N-channel JFET model is `.MODEL ModelName NJF(parameters)`, where ModelName is a user-defined name for the model and parameters are a list of values that define the JFET's characteristics, such as beta, Vto, rd, and rs. An example of a JFET element in the netlist is `Jname <drain> <gate> <source> ModelName`.

## **Model definition:**

- **MODEL:** A directive used to define a model.
- **ModelName:** A unique name you assign to this specific JFET model.
- **NJF:** Specifies that this is an N-channel Junction Field-Effect Transistor model.
- **(parameters):** A list of key-value pairs that define the JFET's electrical properties.
  - **beta:** The transconductance parameter.
  - **Vto:** The pinch-off voltage.
  - **rd:** The drain resistance.
  - **rs:** The source resistance.

- **is**: Saturation current.
- **lambda**: Channel-length modulation parameter.
- **cgs**: Gate-source capacitance.
- **cgd**: Gate-drain capacitance.
- **fc**: Forward-bias cap voltage dependence coefficient.
- **m**: Cap coefficient variation with gate voltage.
- **n**: Coefficient for gate voltage dependence of capacitance.
- **xti**: Temperature dependence of saturation current.

#### **Element instance:**

- **Jname**: A unique name for the JFET device instance in the circuit.
- **<drain>**: The node connected to the drain terminal.
- **<gate>**: The node connected to the gate terminal.
- **<source>**: The node connected to the source terminal.
- **ModelName**: The name of the model you are referencing