

Quantisation

→ Range of analog values lumped together & assigned a representative digital value

Binary represented in Voltage *Memory Work

^{Transistor Transistor Logic}	0	1
TTL	0 - 0.8V	2 - 5V
CMOS	0 - 1.5V	3.5 - 5V

↳ Complementary metal-oxide semiconductor

Series vs. ParallelBase N to Base 10 Conversion

$$\rightarrow ab.c_N = (a \times N^1) + (b \times N^0) + (c \times N^{-1})_{10} \quad 10.1_2 = (1 \times 2^1) + (1 \times 2^0)$$

$$= 2.5_{10}$$

Base 10 to Base N Conversion

→ (Base 10 Num) / N until 0

→ Write down the remainder

→ LSD = First Remainder, MSD = Last Remainder

$$\begin{array}{r} \text{LSB} \rightarrow 1 | 2 | 5_{10} \\ | \\ \text{C} | 2_{10} \\ \text{MSB} \rightarrow 1 | 1_{10} \\ | \\ 1_{10} \end{array} \quad 5_{10} = 101_2$$

Binary Coded Decimal

0 → 0000 ↳ Leftover one illegal

1 → 0001

⋮ ↳ 1000

9 → 1001

Excess-3

0 → 0011

1 → 0100

⋮ ↳ 1011

9 → ~~1100~~ 1100

}

+

3

from BCD

Gray Code → Solves the issue where BCD at times changes 2 bits
 ↳ Gray code only allows 1 change

Dec	Gray Code
0	0 0 0 0
1	0 0 0 1 ↴
2	0 0 1 1 ↑
3	0 0 1 0 ↓
4	0 1 1 0 ↑
5	0 1 1 1 ↓
6	0 1 0 1 ↑
7	0 1 0 0 ↓
8	1 0 0 0 ↑
9	1 0 0 1 ↓
10	1 0 1 1 ↑
11	1 0 1 0 ↓
12	1 1 1 0 ↑
13	1 1 1 1 ↓
14	1 1 0 0 ↑
15	1 1 0 1 ↓

Binary to Gray Code

$$\begin{array}{l} \cancel{101} \rightarrow 1011 (13) \\ \cancel{1} \cancel{0} \cancel{1} \cancel{1} \\ \cancel{1} \cancel{0} \cancel{1} \cancel{0} \\ \cancel{1} \cancel{0} \cancel{1} \cancel{1} \\ \cancel{1} \cancel{0} \cancel{0} \cancel{1} \\ \cancel{1} \cancel{0} \cancel{0} \cancel{0} \\ \cancel{1} \cancel{0} \cancel{0} \cancel{0} \end{array} \quad \left\{ \begin{array}{l} \text{XOR } 1 \rightarrow 0 \\ \text{XOR } 0 \rightarrow 1 \\ \text{XOR } 1 \rightarrow 0 \\ \text{XOR } 0 \rightarrow 1 \end{array} \right.$$

Parity Bit

→ Even Parity $\underbrace{01101}_4, \underbrace{11000}_2$ Parity makes it even 1s

→ Odd Parity $\underbrace{01101}_3, \underbrace{11000}_3$ Parity makes it odd 1s

- * Transmitter & Receiver must agree on parity system } Drawbacks
- * Error checking only for 1 bit.

Truth Tables

$\begin{matrix} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{matrix}$ } Number of inputs
 $\therefore 2^N$ rows

Logic Gates * Remember Propagation Delays

→ OR \Rightarrow $\rightarrow XNOR \Rightarrow$

→ AND \Rightarrow


→ NOT \Rightarrow

→ BUFFER \Rightarrow

→ NOR \Rightarrow

→ NAND \Rightarrow

→ XOR \Rightarrow



Universality of NAND & NOR

Universality of NAND & NOR

$$\begin{aligned}
 X &= A \cdot A = \overline{A} \\
 A &\overline{\text{Do}} \rightarrow X \\
 X &= A + A' = \overline{A} \\
 A &\overline{\text{Do}} \rightarrow X \\
 X &= (AB)' = AB \\
 A &\overline{\text{Do}} \rightarrow X \\
 B &\overline{\text{Do}} \rightarrow X \\
 X &= (A+B)' = (A+B)'' \Rightarrow \text{DeMorgan} \\
 X &= (A'B)' = A+B \\
 \hline
 \text{NAND} & \quad \text{NOR}
 \end{aligned}$$

Absorption Laws * Memory

$$A + AB = A$$

$$\begin{aligned}
 A + A'B &= A + B \\
 &\text{using } (A+A'B)+A'B \\
 &= A + B(A+A') \\
 &= A + B \\
 &= A + B
 \end{aligned}$$

Consensus * Memory

$$AB + A'C + BC = AB + A'C$$

$$(BC) = ACBC \quad CA + A' \quad 0$$

$$= BEABC + A'BC$$

$$AB + A'C + BC = AB + A'C + CABC + A'B'C$$

$$= AB + (ABC) + A'C + (A'BC)$$

$$= AB(C+1) + A'C(C+1)$$


$$= AB + A'C$$

NAND	NOR
$X = \overline{A \cdot A} \Rightarrow A \overline{\text{Do}} \rightarrow X$	$X = \overline{A + A} \Rightarrow \text{NOT}$
$X = \overline{A \cdot B} \Rightarrow A \overline{\text{Do}} \rightarrow X$	$X = \overline{\overline{A} + \overline{B}} \Rightarrow \text{AND}$
$X = \overline{\overline{A} \cdot \overline{B}} \Rightarrow A \overline{\text{Do}} \rightarrow X$	$X = \overline{\overline{A} + \overline{B}} \Rightarrow \text{OR}$

Adders

→ Half Adder
 $\text{Carry} = A \cdot B$
 $\text{Sum} = A \oplus B$


→ Full Adder
 $\text{Carry} = A \cdot B + B \cdot C_{in} + A \cdot C_{in}$
 $\text{Sum} = A \oplus B \oplus C_{in}$

Full Adder with 2 Half Adder

$$\begin{aligned} S_1 &= A \oplus B \\ S_2 &= (A \oplus B) \oplus C_{in} \rightarrow \text{sum} \\ C_{in} &= A \cdot B \\ C_2 &= C_{in} \cdot (A \oplus B) \\ C_{out} &= A \cdot B + C_{in} \cdot (A \oplus B) \end{aligned}$$

2's complement *Used so that sub can be used as addition, on the same hardware

→ Invert every bit $-7_{10} = 1011_2$
 $-7_{10} = 1000 + 1 = 1001_2$
→ Add 1 to it

2's Complement Range

$(-2^n) \rightarrow (2^n - 1)$ * n is without counting sign bit

Detect Overflow


→ Addition

↳ No overflow when operands have different signs (+ -)

↳ Overflow when operands have same sign & resulting sign has an opposing sign.

→ Subtraction

↳ No overflow when operands have same signs (+ + / - -)

2's Complement Multiplication2's Complement Division

→ Convert to Unsigned

→ Divide

→ Add the Appropriate sign

$$9/3 = 3$$

$$\begin{array}{r} 11 \\ \sqrt{1001} \\ -11 \\ \hline 11 \\ -11 \\ \hline 0 \end{array}$$

BCD Addition

→ Normal addition

→ When addition exceeds 9, a correction is required by adding 6

Combinational Logic Circuits

- Combination of logic gates
- No memory characteristics, unlike sequential circuits

Forms of Boolean Expression

Canonical \rightarrow active high output Standard

Sum of minterms expr (SOM) = Sum of products expression (SOP) \rightarrow Cares for 1s


Sum of maxterms expr (SOM) $\rightarrow \Sigma_{X \in Z} (1, 3, 4, 7)$ \rightarrow Factorized form

Product of maxterms expr (POM) = Product of sums expression (POS) \rightarrow Cares for 0s
 \rightarrow active low output $\rightarrow \prod_{X \in Z} (2, 5, 6)$

Active High vs Active Low


	Asserted	Not Asserted
Active High	1	0
Active Low	0	1

Transistors * Source and Emitter are like direct connections to Live & Gnd



↳ MOS Field Effect Transistors

NAND with Transistors



Voltage Parameters

	Min	Max
Input	V_{IH}	V_{IL}
Output	V_{OH}	V_{OL}

Min Voltage recognized as 1 Max Voltage recognized as 0

Noise Margin

$$\text{Low State DC Noise Margin} = V_{IL} - V_{OL} \text{ [Max]}$$

$$\text{High State DC Noise Margin} = V_{OH} - V_{IH} \text{ [Min]}$$

For logic 0
 \uparrow

For logic 1
 \downarrow


Tristate Outputs

- 3 output states, Logic 0, 1 or High Z (High Impedance)
- Tristate Inverter, Tristate Buffer * Have an enable input
- Used when 2 or more outputs connected together
 - ↳ but only one can be activated at a time

Schmitt-Trigger Inverter

- V_{IN} rises above V_T+ , $V_{out} = \text{LOW}$
- V_{IN} drops below V_T- , $V_{out} = \text{HIGH}$
- Provides clean transition

Programmable Logic Array



$$O_1 = AB + AC'$$

$$O_2 = A'B'C'$$

$$O_3 = AC'$$

Floating point numbers
 (Floating number) = S × R^E
 ↗ Exponent
 ↙ Significant ↘ Radix


IEEE Logic Symbols

- NOT $\rightarrow \boxed{1A}$ repr bubble
- AND $\rightarrow \boxed{\&}$ All inputs
- OR $\rightarrow \boxed{\Sigma}$ more than 1 input
- XOR $\rightarrow \boxed{EF}$ only 1 input

CMOS Transmission gate

→ Used for multiplexers

S	f
0	z
1	x



Combinational Design Process

- Capture the function \rightarrow Truth Tables or eqns
- Convert to Circuit \rightarrow Creating circuit for each output


7 Segment Decoder

→ Decodes 4 bits to 7 bits

Decoder


- N inputs $\rightarrow 2^N$ outputs
- One-hot output

* $00 \rightarrow 0001$
if 0 is not 0



Multiplexor

- Using decoder to select which AND gate to use



Verilog Module Declaration → Structural Verilog

→ module <name> (<input port1>, <input port2>, <output port3>); // can't add

~~Input can still be added~~

→ endmodule // No semicolon!

Rule! Statement has semicolon

Gate level primitives

→ and (<output port>, <n1>, <n2>, ... <n-n>);

↳ Some for ~~nand~~ n. or, nor, nand, xor

→ Ordering is not important

Wire

→ wire <var name>, <v2>, <v3>;

↳ Can be bus too

Calling another module

→ <module name> (<module var>) (<mod param>(<mod param>));

eg. add_half M1 (.a(A)); or add_half M1 (A);

~~External instantiation~~
Named

Named connection. * can be ignored

Ordered instantiation

Verilog Assignments → Supports basic arithmetic + - * /

→ assign y = a & b (and(y, a, b))

↳ Continuous assignment

assign y = 8? x1: x0;

↳ Conditional assignment

Vectors

+ multi-bit signals

eg. wire [7:0] databus

↳ 8-bit signal

→ Assign a range

eg. assign z = some[4:3]

assign y[2:1] = some[4:3]

Number Literals

→ <size>'<radix><value>

↑
inbits
b= binary h=hex
c= octal d=dec
the number

Concatenation

→ Combine 2 buses intel

eg. assign y = {a, b};

↳ Can use /n assign as well

assign {cout, sum} = A+B+Cin

Replication

→ Repeat an element

eg. assign y = {{4{2?3}}, b3}

a is replicated
4 times

Parameters

→ Constant value (local to module)

eg. module some_mod #(parameter SIZE=8);

 input [SIZE-1:0] X, Y,
 output [SIZE-1:0] Z;

→ Can have multiple

→ Used to redefine other submodules

eg. submodule #(C.SIZE(SIZE)) UI (L,X(a));

parameter before
variable name

Combinational Always Block → Behavioral Design

always @ (a, b)
 begin
 $y = a \& b;$
 end

↳ Use `always @ *` instead

Sensitivity list: inputs that trigger this always block

Considerations

$x = a \& b$
 $y = x | c$ < will be ignored.
 $y = x \wedge c$

→ Avoid latches by using default assignments

Output

* Signals in always block must be reg, not wire
 ↳ liftable ↳ like connection

* Input & output must contain reg as well

* Never assign the same var in other always blocks or assign statements

Case Statement → Implement decoders, multiplexers

Case (sel) ID

```
2'b01 : y = a;
2'b00 : begin
    y = b;
    z = c;
end
2'b11 : y = c;
default: y = 0;
endcase A
```


↳ No semicolon

↳ No break statements

↳ Rmb Propagation Delay
 ↳ Brings states (memory)


Sequential Circuits

→ Set-Reset (SR) Latch



* If both asserted,
 oscillation may occur

→ Gated / Enabled SR Latch



→ Prevents S&R
 from occurring at the same time

SR Latch		Enabled SR Latch	
S	R	ES	Q + Func
0	0	0	Q
0	1	0	Store
1	0	1	Rest
1	1	1	Set
		?	Unl

{ Same as SR }

Trans D Latch	
E	D
0	Q + Func
0	X
1	Set

→ Transparent D Latch

Active Low Latches

→ Swap NOR for NAND & OR for AND

Limitations of Latches

→ Clk must be asserted for the whole propagation delay.

→ Output may change during the whole period when Clk is enabled

Clock




→ Period = seconds
 ↳ milli
 ↳ micro
 ↳ nano

$\rightarrow 10^{-3}$
 10^{-6}
 10^{-9}

→ Frequency = Hz = $\frac{1}{\text{Period}}$

Edge Triggered Flip Flops

→ Combination of 2 D Latches



Latches vs. Flip Flops

→ Output changes when enable input is high

Output may change

} Latches → Level Sensitive


→ Output changes only at control input edges

↑
output
change here

} Flip Flop → Edge Triggered


Forms of Edge-triggered Flip Flops

→ D Flip Flop



D Flip Flop

→ J-K Flip Flop



JK Flip Flop

J	K	Q	+
0	0	Pos	0
0	1	Pos	0
1	0	Pos	1
1	1	Pos	Toggle

→ T Flip Flop



Registers

→ Multi-bit version of Flip Flop

$$d[2:0] \xrightarrow{\text{clk}} q[2:0]$$

Registers in Verilog

always @ (posedge clk) [or negedge clk] [or posedge rst] q = d;

synchronous → reset only on clk edge

↳ reset instantly

↳ Always block triggered when clock is positive edge

↳ Non-blocking assignment

Assignment Operator

→ (=) ⇒ Blocking Assignment ⇒ Order Matters

→ (<=) ⇒ Non-blocking assignment ⇒ Order don't matter

Applications of Sequential Circuits

→ Counters

→ Shift Registers → Single input passed through chain of flip flops

Standard Vectors

$$q[1] \leftarrow q[2]; \quad q[1] \leftarrow q[2];$$

$$q[2] \leftarrow q[3]; \quad q[2] \leftarrow q[3];$$

$$q[3] \leftarrow q[4]; \quad q[3] \leftarrow q[4];$$

$$q[4] \leftarrow q[5]; \quad q[4] \leftarrow q[5];$$

$$\dots \quad \dots$$

↳ assign q-out = r? q[3]:q[0]

↳ with capability of switching

→ Memories


(Conce) (Read) (Write)
↳ Contains a decoder, multiplexer, data-wire
↳ enable

↳ Similar to shift registers

* Loading value to be shifted out



State Transition Diagram



→ Use legends ⇒ Inputs: en, dn eg. $\textcircled{00} \xrightarrow{\text{en}} \textcircled{01}$

↳ Outputs: x eg. $\textcircled{00} \xrightarrow{\text{dn}} \textcircled{01}$


↳ output

State Tables		Next State		Output
Current State	b=0	b=1		Output
off	off	on	0	
on	off	off	1	



Moore & Mealy Machines

- Moore: Output dependant on State
- Mealy: Output dependant on State & inputs
↳ outputs can change while in the same state



State Transition Table for Combinational Logic

Inputs		Outputs				→ Encode the states. e.g. off=00
		s1	s0	b	x	
off	0	0	0	0	0	0
	0	0	1	0	0	1
	0	1	0	1	0	0
on	0	1	1	1	0	0
	1	1	1	1	0	0

Translate Outputs to Combinational Logic Equations

- Use Sum of minterms expression (add all the ones)
- $x = s1 \cdot s0$ → $x = s1' \cdot s0' \cdot b$
- $n1 = 0$

Implementing in Verilog → 3 things, Logic to drive output, State Register & logic to determine next state

- Assign statements for Logic Equations
- always block for rst or transit to next state

Complex FSMs

- Use parameter keyword.

↳ eg. parameter st1 = 2'b00, st2 = 2'b01;

- Use case statements with another always block

default assignment:
 $rst = st;$
 $case (CST)$
 $wate: if (G) rst = start;$
 $start: if (G)$
 $if (r & !rst & !ng) st = recall;$
 $else st = wate;$
 $endcase$
 $default: st = wate;$
 $\hookrightarrow \text{Default case}$