

```

1 ; Harsh Savla & TJ Wiegman
2 ; ME 58600
3 ; 2022-09-26
4 ; initint.s
5
6 ; a subroutine to enable the external IRQ interrupt pin
7 RCC_APB2ENR      EQU 0x40021018
8 GPIOA_CRL        EQU 0x40010800
9 EXTI_IMR          EQU 0x40010400
10 EXTI_FTSR        EQU 0x4001040C
11 NVIC_ISER0        EQU 0xE000E100
12
13 ; program code
14     AREA ARMex, CODE, READONLY
15     ENTRY
16 initint PROC
17     EXPORT initint
18     ; push LR to stack
19     push {LR}
20
21     ; Enable GPIO A
22     ldr R3, =RCC_APB2ENR
23     ldrb R1, [R3]
24     orr R1, #0x04 ; enable bit 2 (0100)
25     strb R1, [R3]
26
27     ; Configure PA01
28     ldr R3, =GPIOA_CRL
29     ldrb R1, [R3]
30     and R1, #0x0F ; set PA01 to 0000
31     orr R1, #0x40 ; set PA01 to 0100
32     strb R1, [R3]
33
34     ; Unmask External Interrupt 1
35     ldr R3, =EXTI_IMR
36     mov R1, #0x02
37     str R1, [R3]
38
39     ; Set trigger to falling edge
40     ldr R3, =EXTI_FTSR
41     mov R1, #0x02
42     str R1, [R3]
43
44     ; Enable in NVIC (?)
45     ldr R3, =NVIC_ISER0
46     mov R1, #0x80
47     str R1, [R3]
48
49     ; End subroutine and go back to caller
50     pop {LR}
51     bx LR
52     ENDP
53     END

```