

Lab 7: Matrix Multiplication Circuit for Real

Chun-Jen Tsai and Lan-Da Van
Department of Computer Science
National Yang Ming Chiao Tung University
Taiwan, R.O.C.

Fall, 2022



Lab 7: Matrix Multiplication

- In this lab, you will design a circuit to do 4×4 matrix multiplications.
 - Your circuit has a Block RAM (BRAM) that stores two 4×4 matrices.
 - The user presses BTN1 to start the circuit.
 - The circuit reads the matrices, performs the multiplication, and prints the output matrix through the UART to a terminal window.
- The lab file submission deadline is on 11/21 by 6:00pm.





Design Constraint of Lab 7

- You must use no more than 16 multipliers to implement your circuit.
 - Each Atrix-7 35T FPGA on the Arty board has 90 20×18-bit multipliers.
- Your grade will be based on correctness and logic usage; the smaller the logic, the better.
 - The "size" of the logic is calculated by the number of physical multipliers, LUTs, Flip-flops (FFs).
 - BRAM blocks are considered as memory resource, not logic resource.





Instantiation of an On-Chip SRAM


- In this lab, we need to create a single-port static RAM (SRAM) circuit module to store the input matrix.
 - Unlike dynamic RAM (DRAM), an on-chip SRAM can sustain a sequence of random single-cycle read/write requests.
 - Unlike register arrays, a single-port SRAM only outputs one data item per clock cycle.
- On FPGAs, there are many high speed small memory devices that can be used to synthesize SRAM blocks.
 - On 7th-generation Xilinx FPGA's, there are two devices for SRAM synthesis: distributed RAMs and block RAMs (BRAMs).
 - On Artix-7 35T, there are 313 kbits of distributed RAMs and 50 blocks of 36-kbit BRAMs.





SRAM on FPGAs

- In Verilog, we can instantiate an SRAM module using explicit declaration[†] or implicit inferencing.
 - For example, a single-port SRAM can be instantiated using the module BRAM_SINGLE_MACRO in Vivado.



| Port | Direction | Width | Function |
|-------|-----------|--------------------------------|--|
| DO | Output | See Configuration Table below. | Data output bus addressed by ADDR. |
| DI | Input | See Configuration Table below. | Data input bus addressed by ADDR. |
| ADDR | Input | See Configuration Table below. | Address input bus. |
| WE | Input | See Configuration Table below. | Byte-Wide Write enable. |
| EN | Input | 1 | Write/Read enables. |
| RST | Input | 1 | Output registers synchronous reset. |
| REGCE | Input | 1 | Output register clock enable input (valid only when DO_REG=1). |
| CLK | Input | 1 | Clock input. |



General SRAM Signals (1/2)

- ◆ CLK Clock
 - Independent clock pins for synchronous operations
- ◆ EN Enable
 - The read, write and reset functionality of the port is only active when this signal is enabled.
- ◆ WE Write enable
 - When active, the contents of the data input bus are written to the RAM, and the new data also reflects on the data out bus.
 - When inactive, a read operation occurs and the contents of the memory cells reflect on the data out bus.
- ADDR Address
 - The address bus selects the memory cells for read or write.





General SRAM Signals (2/2)

- DIN Data input port
 - The DI port provides the new data to be written into the RAM.
- DOUT Data output port
 - The DOUT port reflects the contents of the memory cells referenced by the address bus at the last active clock edge.
 - During a write operation, the DOUT port reflects the DIN port.






Timing Diagram

Lab 7

For single-port SRAM:





Instantiate an SRAM by Inference


- The following Verilog code infers an SRAM block:
 - The allocation unit size of SRAM on Artix-7s is 18-kbit.
 (If you allocate an 8-kbit memory, it will still use an 18-kbit memory block to synthesize it.)

```
req [7:0] sram[511:0];
wire
            sram we, sram en;
req [7:0] data out;
wire [7:0] data in;
wire [8:0] sram addr;
always @(posedge clk) begin // Write data into the SRAM block
  if (sram en && sram we) begin
    sram[sram addr] <= data in;</pre>
  end
end
always @(posedge clk) begin // Read data from the SRAM block
  if (sram_en && sram_we) // If data is being written into SRAM,
    data \overline{\text{out}} \ll \overline{\text{data in}}; // forward the data to the read port
  else
    data out <= sram[sram addr]; // Send data to the read port
end
```



The Sample Code of Lab 7 (1/2)

- The sample code of lab 7 shows you how to create a SRAM block in FPGA with some data pre-stored in it.
 - The data for the two matrices are pre-stored in SRAM.
 - Initialization of an SRAM block can be done as follows:




---> \$readmemh() is only synthesizable for FPGAs. You cannot use this for ASIC design!





The Sample Code of Lab 7 (2/2)


The memory is added to the project as a design source:





Input Matrix Format (MEM File)


- Each input matrix has 16 unsigned 8-bit elements of values between 0 ~ 255 in the column-major format.
- The staring address of the first matrix in the on-chip SRAM memory is at 0x0000, and the second matrix is at 0x0010.
- The output matrix has 16 unsigned 18-bit elements.





Demo of the Lab 7 Sample System

- Once you configured the FPGA, you will see the content of the SRAM on the LCD screen.
 - Use BTN0/BTN1 to browse through the SRAM cells







Things to do in Lab 7

Lab 7

For Lab 7, after the multiplication, your circuit must print the resulting matrix to the UART as follows:

```
The matrix multiplication result is:
[ 11CE9, 18749, OEE26, 16F64 ]
[ 0ED5B, 1091D, 04768, 06376 ]
[ 167B9, 1BF8A, OE496, 1504F ]
[ 09901, OF404, 08F23, OC4A5 ]
```





Connecting SRAM to Datapath

- Since a single-port 8-bit SRAM only outputs one data per clock cycle, you cannot connect an SRAM directly to a parallel-input matrix multiplication datapath.
- Two possible solutions:
 - Use multiple SRAM blocks, each block has one or two address/data ports.
 - In the FSM, you can design a state to sequentially read the data from the SRAM, and store them in register arrays for parallel computation later.






Timing Issues on Long Combinational Path

Lab 7

A long arithmetic equation will be synthesized into a multi-level combinational circuit path:

```
reg [15:0] a[0:15];
req [15:0] b[0:15];
reg [31:0] c[0:15];
always @(posedge clk)
  case (j)
    0: c[i*4] <=
          a[i*4+0]*b[0*4] +
          a[i*4+1]*b[1*4] +
          a[i*4+2]*b[2*4] +
          a[i*4+3]*b[3*4];
  endcase
```






Setup Time and Hold Time


Lab 7

lacklost To store values into flip-flops (registers) properly, the minimum allowable clock period T_{min} is computed by

$$T_{min} = T_{path_delay} + T_{setup}$$

- T_{path_delay} is the propagation delay through logics and wires.
- T_{setup} is the minimum time data must arrive at D before the next rising edge of clock (setup time).









Breaking a Long Combinational Path

Lab 7

You can divide a long combinational path into two or more always blocks to meet the timing constraint.







Check FPGA Resource Utilization

