
SPU count
8
32
128
512
2048
8192
L40S Ceiling
B200 Ceiling
Runtime (ms)
10^4
10^3
10^2
192 256
256
512
384
768
512
1536
4096
6144
8192
8192
Network latency
100 µs
500 µs
10 ms
20 ms
30 ms
60 ms
L40S
B200
Past the ceiling
Card ceiling
Optimal budget
2.06
8.23
32.91
131.63
526.51
2106.04
Area (mm^2)
DRU count (one per channel)
8
16
24
48
96
128
192
256
512
Runtime (ms)
60
50
40
30
217
113
68
B200 Ceiling
93
B200
with DRU
transpose in shared memory
0.20
0.40
0.60
1.2
2.4
3.2
4.8
6.4
12.8
DRU area (mm^2)
DRU count (one per channel)
8
16
24
48
96
128
192
256
512
348
L40S Ceiling
17
260
240
L40S
with DRU
transpose in shared memory
0.20
0.40
0.60
1.2
2.4
3.2
4.8
6.4
12.8
DRU area (mm^2)