

Silicon Microstrip Sensors for SiD:

R&D Review and Future Plans

M. Breidenbach, C. Kenney, T. Nelson, A. Tomada

SLAC National Accelerator Laboratory

(Dated: March 27, 2016)

EXECUTIVE SUMMARY

The SiD detector concept for an future e^+e^- collider (e.g ILC, CLIC) includes a large volume silicon microstrip tracker consisting of more than 10000 individual sensors. These sensors employ a second metal layer to provide connectivity to a surface mounted readout ASIC, KPjX, via bump bonds and a polyamide cable via wire bonds. After exhaustive attempts to form connections to the sensors utilizing a number of different technologies, we find that we are unable to make reliable and robust connections to either the ASIC or the cable that would allow the sensors to be tested and utilized for R&D and prototyping as intended for the project. While the nature of the problem is clear, the underlying mechanism and required solutions are not well understood. However, given the history of success in fabricating similar sensors that would meet our requirements, we are confident that solutions exist and that another batch of sensors can be made with different processing that will allow us to continue the development and prototyping of the SiD detector.

1 Introduction

A key element of the SiD detector concept for the ILC is a large silicon tracker, consisting of over 10000 large silicon microstrip sensors. These sensors are quite conventional in most respects; single-sided, p^+ -in-n bulk, AC-coupled, polysilicon-biased sensors fabricated on $320\text{ }\mu\text{m}$ thick, 6-inch wafers of $\langle 100 \rangle$ silicon. However, these sensors utilize a novel readout scheme to eliminate the material and complexity of a hybrid circuit board to house the front-end readout electronics. Instead, the readout ASICs, KPjX, are bump bonded directly to the surface of the sensor, where a second metal layer is used to route the signals from the AC-coupled sense strips to the bump bond pads for KPjX. Additionally, the second metal layer includes traces for power and digital control of KPjX that terminate at wirebond pads for wirebonding to a polyamide flex cable glued to the face of the sensor. This cable connects KPjX to the external DAQ and power supply, as well as providing bias to the sensor. As

shown in Figure 1, the design calls for each sensor to be read out by a pair of 1024-channel bump-bonded KP*i*X, which are controlled and read out by a single cable which attaches to the sensor between the two readout chips. In early 2008, after extensive development of the




FIG. 1: The module concept for the SiD outer tracker. Each sensor is read out by a pair of KP*i*X readout ASICs via a polyimide flex cable, which also provides bias to the sensor.

sensor design and specifications in cooperation with Fermilab and Hamamatsu, an order was placed for 20 sensors for production of prototype sensor modules to allow testing and further development of this concept. In addition to the 20 full-sized sensors ($93.531 \times 93.531 \text{ mm}^2$), the mask design included 40 smaller test sensors, each of which included a bump bond pattern allowing the connection of smaller prototype versions of KP*i*X having between 64 and 256 channels. These test sensors were intended to allow all of the various connection and crosstalk issues to be tested prior to prototyping with the full-sized sensors. The specifications and drawings for these sensors are shown in Appendix A.

2 Results with Test Sensors

On March 29, 2008, Hamamatsu delivered these sensors to Fermilab and the smaller test sensors were immediately sent to SLAC for initial testing and assembly. Because the bump-bonding process for KP*i*X was still under development, the first test called for gluing a 64-channel KP*i*X prototype upside-down (with bump bond pads facing upwards) to allow

wirebonding to the test sensor. The primary purpose of this test was to assess crosstalk from KPiX clock traces that are routed on the second metal layer to the underlying sense traces. The wirebonding layout for this test is shown in Figure 2. This wirebonding was




FIG. 2: The layout for initial testing with a 64-channel KPiX readout ASIC and double-metal test sensor. The KPiX is glued to the face of the sensor with bump bond pads facing up to allow wirebonding of KPiX to both the power/control traces (second metal) and the readout traces (first metal) of the sensor. For this test, the other end of the power/control traces were bonded to an underlying PCB instead of a polyimide flex cable.

performed by Amtech Microelectronics Inc., the packaging and SMT vendor used by SLAC for all contract assembly and wirebonding. Although the wirebonds on this prototype appeared successful, testing revealed that the wirebonds on the sensor had shorted the second metal layer to the first-metal readout traces. A second attempt was made with the same vendor with the same results. In order to have more control over the wirebonding process, further prototypes were sent to colleagues at UC Santa Cruz and wirebonded there on their Hesse&Knipps BJ820 by an experienced technician. The results of this effort were similar and, in general, the rate of punch-through during bonding appears to be at least 10%. Table I summarizes the measured resistance between the second metal clock trace and the first metal readout traces that lie underneath the bonding pads on one of these prototypes.

Figure 3 shows a closeup image of the wirebond pad that was found to have only 70Ω resistance to the underlying readout trace. Since then, the same technician using the same

Strip Number	Resistance to Clock Pad
215	$>10\text{M}\Omega$
216	$>10\text{M}\Omega$
217	$>10\text{M}\Omega$
218	$<70\Omega$
219	$2\text{M}\Omega$
220	$2\text{M}\Omega$
221	$2\text{M}\Omega$

TABLE I: The resistance between the clock trace (second metal) and the underlying readout traces (first metal) after wirebonding. Strip 218 is underneath the wirebond pad for bonding the clock trace to the PCB.




FIG. 3: The setup for measuring the resistance between the clock trace, shown being probed at the spare wirebonding pad, and the underlying readout traces. As indicated strip 218 lies underneath the pad where the wirebond was made to the PCB.

machine performed approximately 50000 wirebonds to Hamamatsu sensors fabricated for the DØ Run IIb upgrade in producing sensor modules for the HPS experiment without a single failure, resulting in a completed detector with a bad channel rate of less than 0.01%. Therefore, it has become clear that the oxide layer between the first and second metal layers

on these prototype sensors are, for an unknown reason, simply not robust enough to allow wirebonding.

A number of discussions with Hamamatsu sales and engineering personnel ensued from 2009 to 2011 regarding this problem. The details of our wirebond testing were shared with Hamamatsu engineers, and SLAC offered to return the sensors to Hamamatsu for evaluation. Although it was clearly the position of SLAC that the sensors were defective and failed a basic requirement, the ability to wirebond without damage, the only offer made by Hamamatsu was to fabricate more sensors with additional passivation between metal layers using the same masks at costs which were similar to the first fabrication order. Unfortunately, this offer was deemed unacceptable to SLAC, and further discussion of fabricating replacement sensors was dropped.

3 Results with Full-sized Sensors

In the ensuing years, progress was made on assembly processes for the similar silicon pad sensor fabricated for the SiD Electromagnetic Calorimeter (ECal) which uses the same readout scheme and KPiX ASIC and was fabricated during the same time period in the same 6-inch process at Hamamatsu. First, IZM Fraunhofer successfully performed UBM and bump bonding of KPiX chips to the ECal sensors. Second, the UC Davis group developed a process for solder bonding flex cables; analogous to those for the tracker; to the power, control and bias pads on the sensor: a process which is necessary for the ECal application to maintain a very low stack height. Therefore, a second version of the polyamide flex cable for the tracker was fabricated for the same solder bonding process to allow connection to the tracker sensor without wirebonding.

Assembly of the tracker prototype recommenced with sending full-sized tracker sensors to IZM Fraunhofer for the same UBM and bump bonding of KPiX that was performed successfully for the ECal sensors. However, unlike the ECal sensor, these attempts were unsuccessful.

....

DESCRIPTION OF WHAT HAPPENED WITH KPiX BUMP BONDED TO THE TRACKER SENSOR. (I don't think we should delve into other cable

attachment attempts with epoxy, since these only distract from the problem at hand.)

4 Status and Future Plans

After exhaustive attempts to produce and test prototypes of the SiD tracker modules using sensors procured from Hamamatsu for this purpose, it appears that some defect of design and/or fabrication has resulted in an oxide layer that can withstand neither wirebonding nor bump bonding using industry standard processes. Meanwhile, the need to complete this R&D has become more urgent, as the SiD detector concept has matured and the proposals to build a new e^+e^- collider have gained momentum due to the discovery of the Higgs boson at CERN. Therefore, we now must obtain replacement sensors that will allow us to complete the R&D as originally intended. While it is not obvious what change must be made in order to ensure successful fabrication of this design, it is clear that double-metal readout designs similar to the SiD tracker sensor have been successfully fabricated many, many times over the preceding decades by Hamamatsu on 4-inch wafers. Notably, it is our understanding that the standard passivation layer between metal layers in the 4-inch process was 3 μm , much thicker than the 0.9 μm oxide used on the 6-inch wafers used for the SiD sensors. Therefore, it seems reasonable to think that use of a thicker oxide between metal layers might make the sensors more robust to wirebonding. However, it is less clear what role the thin oxide could play in the failures observed after bump bonding, and given success with the ECal sensors of very similar design (and fabricated during the same period) it is also reasonable to think that some other problem, perhaps in the processing of the tracker sensors, is responsible.

In any case, we would now like to explore the replacement of the SiD tracker sensors, which raises a number of issues. First, we must insist on some assurance that any replacement sensors do not suffer the same problems. Therefore, some clear acceptance criteria must be set forth by which to judge the robustness of the sensors to wirebonding and/or bump bonding. Second, in consideration of the failure of the original sensors to meet a fundamental requirement resulting in their total loss after a multi-year effort, we would like production of replacement sensors to take place at a deep discount to the market price. In particular, we would like to procure 30 sensors in the original design at a cost of no more than \$30000

US. Naturally, we would be happy to return the unused portion of the original sensors to Hamamatsu for evaluation in furtherance of our mutual goals of successfully fabricating new sensors.

A Specifications and Drawings

The specifications for the sensors are shown in Figure 4. The drawings for the full-sized sensors are shown in Figures 5, 6 and 7. The drawing for the test sensors is shown in Figure 8.

Specification of SiD-OUTER-SSSD 6972

Wafer specifications:

n-type silicon, p+ strips, n+ backplane
crystal orientation <100>
320 um thickness +/- 15 um

General ratings

note

Chipsize:	93.531 x 93.531	um	
Number of strips (Readout) :	3679 (1840)	ch	
Strip pitch (Readout) :	25 (50)	um	
Strip P+ width:	8	um	
Strip AL width:	9	um	1st Al Layer
Readout AL width:	4	um	2nd Al Layer

Electrical characters

Coupling Capacitance :	11	pF/cm
Strip AL resistance :	43	Ω /cm
Readout AL resistance :	65	Ω /cm

Inspections & specs

leakage current	5-250V			at Bias ring
	100V: 3(max)	μ A		
	150V: 4(max)	μ A		
	200V: 5(max)	μ A		
Full depletion voltage (Vfd)		100(max) V		at Bias ring
NG channels	Implant open,short	<20	ch	
	AcAL open,short			
	Coupling short			
	Bad Isolation			
Interstrip Capacance		<1.2	pF/cm	2chip/LOT
Poly-Si resistance		10-50	Mohm	at Monitor pattern
		(Ta=25°C)		

HAMAMATSU

FIG. 4: The Hamamatsu specifications for the tracker sensor prototypes.




FIG. 5: The Hamamatsu overview drawing for the tracker sensor prototypes.




FIG. 6: The Hamamatsu drawing for the tracker sensor prototypes showing the KPiX and cable bonding region in detail. The wirebonding pads are along the right edge of the drawing.




FIG. 7: The Hamamatsu drawing for the tracker sensor prototypes showing the bias ring and pads in detail.

FIG. 8: The Hamamatsu drawing for the test sensors fabricated on the same wafers.