



**TPS7B83-Q1** 

JAJSK77 - NOVEMBER 2020

# TPS7B83-Q1 150mA、40V、低ドロップアウト・レギュレータ

## 1 特長

- 車載アプリケーション用に AEC-Q100 認定取得済み
  - 温度グレード 1:-40℃~+125℃、T<sub>Λ</sub>
  - 接合部温度:-40℃~+150℃、T」
- 入力電圧範囲:3V~40V (最大 42V)
- 出力電圧範囲:3.3V および 5V (固定)
- 出力電流:最大 150mA
- 出力電圧精度:±1%以下
- 低いドロップアウト電圧:
  - 150mA で 230mV 以下 (V<sub>OUT</sub> ≥ 3.3V)
- 低い静止電流:
  - 18µA (標準値)
- 優れたライン過渡応答:
  - V<sub>OUT</sub> の ±2% の偏差 (コールド・クランク時)
  - V<sub>OUT</sub> の ±2% の偏差 (1V/µs の V<sub>IN</sub> スルーレート)
- 2.2µF 以上のコンデンサで安定
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可
- パッケージ:3 ピン SOT-223

## 2 アプリケーション

- 再構成可能インストルメント・クラスタ
- 車体制御モジュール (BCM)
- 常時オンのバッテリ接続アプリケーション:
  - 車載ゲートウェイ
  - リモート・キーレス・エントリ (RKE)

# OUT TPS7B83-Q1 GND

代表的なアプリケーション回路図

## 3 概要


TPS7B83-Q1 は、車載用アプリケーションのバッテリに接 続するように設計された低ドロップアウト・リニア・レギュレー タです。このデバイスの入力電圧範囲は **40V** まで拡張さ れているため、車載用システムで予測される過渡事象 (負 荷ダンプなど) にも耐えられます。このデバイスは静止電 流がわずか 18µA であることから、スタンバイ・システムの マイクロコントローラや CAN (コントローラ・エリア・ネットワ ーク)トランシーバなどの常時オンのコンポーネントへの電 力供給に最適なソリューションです。

このデバイスは、負荷やラインの変動 (例:コールド・クラン ク条件時) に出力が素早く応答できる最先端の過渡応答 性能を備えています。またこのデバイスは、ドロップアウト からの回復時に出力オーバーシュートを最小限に抑える 革新的なアーキテクチャを採用しています。通常動作時 は、ライン、負荷、温度の全範囲にわたって誤差 ±1% 以 下の高い DC 精度を維持します。

#### 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
TPS7B83-Q1	SOT-223 (3)	6.50mm × 3.50mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



ライン過渡応答 (3V/μs の V<sub>IN</sub> スルーレート)



## **Table of Contents**

1 特長	1	7.4 Device Functional Modes	14
2アプリケーション		8 Application and Implementation	1
3 概要		8.1 Application Information	1
4 Revision History		8.2 Typical Application	19
5 Pin Configuration and Functions		9 Power Supply Recommendations	20
6 Specifications		10 Layout	2
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	2
6.2 ESD Ratings		10.2 Layout Example	<mark>2</mark>
6.3 Recommended Operating Conditions		11 Device and Documentation Support	22
6.4 Thermal Information		11.1 Device Support	22
6.5 Electrical Characteristics		11.2ドキュメントの更新通知を受け取る方法	22
6.6 Typical Characteristics		11.3 サポート・リソース	22
7 Detailed Description		11.4 Trademarks	
7.1 Overview		11.5 静電気放電に関する注意事項	
7.2 Functional Block Diagram		11.6 用語集	
7.3 Feature Description			

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
November 2020	*	Initial release.



## **5 Pin Configuration and Functions**




図 5-1. DCY Package, 3-Pin SOT-223, Top View

#### 表 5-1. Pin Functions

PIN		- TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	DCY	11166	DESCRIPTION		
GND	2, 4	G	Ground pin. Connect this pin to the thermal pad with a low-impedance connection.		
IN	1	Р	Input power-supply voltage pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground, as listed in the <i>Recommended Operating Conditions</i> table and the <i>Input Capacitor</i> section. Place the input capacitor as close to the input of the device as possible.		
OUT	3	0	Regulated output voltage pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground; see the <i>Recommended Operating Conditions</i> table and the <i>Output Capacitor</i> section. Place the output capacitor as close to output of the device as possible. If using a high ESR capacitor, decouple the output with a 100-nF ceramic capacitor.		

(1) I = input; O = output; P = power; G = ground.

# **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
IN	Unregulated input	-0.3	42	V
OUT	Regulated output	-0.3	$V_{IN} + 0.3^{(2)}$	V
T <sub>A</sub>	Operating ambient temperature	-40	125	°C
TJ	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions isnot implied. Exposure to absolute-maximum-rated conditions for extended periods may affect devicereliability.

#### 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-	002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC	All pins	±500	V
		Q100-011	Corner pins	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordancewith the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> The absolute maximum rating is  $V_{IN}$  + 0.3 V or 20 V, whichever is smaller.



## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage	3		40	V
V <sub>OUT</sub>	Output voltage	1.2		18	V
I <sub>OUT</sub>	Output current	0		150	mA
C <sub>OUT</sub>	Output capacitor <sup>(2)</sup>	2.2		220	μF
ESR	Output capacitor ESR requirements <sup>(3)</sup>	0.001		2	Ω
C <sub>IN</sub>	Input capacitor <sup>(1)</sup>	0.1	1		μF
TJ	Operating junction temperature	-40		150	°C

- (1) For robust EMI performance the minimum input capacitance is 500 nF.
- (2) Effective output capacitance of 1 µF minimum required for stability.
- (3) If using a large ESR capacitor it is recommended to decouple this with a 100-nF ceramic capacitor to improve transient performance.

#### **6.4 Thermal Information**

		TPS7B83-Q1	
	THERMAL METRIC <sup>(1)</sup> (2)	DCY	UNIT
		3 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(3)</sup>	77.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	41.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	11.5	°C/W

- (1) The thermal data is based on the JEDEC standard high K profile, JESD 51-7. Two-signal, two-plane, four-layer board with 2-oz. copper. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.
- (2) For more information about traditional and new thermal metrics, see the Semiconductor and IC PackageThermal Metrics application report.
- (3) The 1s0p R<sub>0JA</sub> is 154.6°C/W for the DCY package.

#### 6.5 Electrical Characteristics

specified at T<sub>J</sub> = -40°C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 0 mA, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , C<sub>IN</sub> = 1  $\mu$ F typical values are at T<sub>J</sub> = 25°C

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
.,		V <sub>IN</sub> = V <sub>OUT</sub> + 500 mV to	T <sub>J</sub> = 25°C	-0.75		0.75	0.1
V <sub>OUT</sub>	Regulated output accuracy DCY	$I_{OUT} = 100 \mu A \text{ to } 150 \text{ mA}  ^{(1)}$	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$	-1		1	%
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	Change in percent of output voltage	V <sub>IN</sub> = V <sub>OUT</sub> + 500 mV to 40 V, I <sub>OUT</sub> = 100 μA			0.2	%
ΔV <sub>ΟυΤ(ΔΙΟυΤ)</sub>	Load regulation	Change in percent of output voltage	$V_{IN} = V_{OUT} + 500 \text{ mV},$ $I_{OUT} = 100  \mu\text{A to}$ 150 mA			0.2	70
	Load transient response settling time <sup>(2)</sup> (3)		C <sub>OUT</sub> = 10 μF			100	μs
$\Delta V_{OUT}$	Load transient response	C <sub>OUT</sub> = 10 μF	I <sub>OUT</sub> = 45 mA to 105 mA	-2%		10%	%V <sub>OUT</sub>
	overshoot, undershoot <sup>(3)</sup>		I <sub>OUT</sub> = 0 mA to 150 mA	-10%			/º VOUT

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



## **6.5 Electrical Characteristics (continued)**

specified at T<sub>J</sub> =  $-40^{\circ}$ C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 0 mA, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , C<sub>IN</sub> = 1  $\mu$ F typical values are at T<sub>J</sub> = 25°C

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
		$V_{IN} = V_{OUT} + 500 \text{ mV to}$	T <sub>J</sub> = 25°C		18	21	_
IQ	Quiescent current	40 V, I <sub>OUT</sub> = 0 mA	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$			26	μΑ
		I <sub>OUT</sub> = 500 μA	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$			35	
		$I_{OUT} \le 1 \text{ mA}, V_{OUT} \ge 3.3 \text{ V}, V_{OUT} \ge 3.3 \text{ V}$	$V_{\rm IN} = V_{\rm OUT(NOM)} \times 0.95$			47	
$V_{DO}$	Dropout voltage	$I_{OUT}$ = 105 mA, $V_{OUT} \ge 3.3$ V, $V_{IN} = V_{OUT(NOM)}$			130	180	mV
		I <sub>OUT</sub> = 150 mA, V <sub>OUT</sub> ≥ 3.3 V, V <sub>IN</sub> = V <sub>OUT(NOM)</sub>			160	230	
V <sub>UVLO(RISING)</sub>	Rising input supply UVLO	V <sub>IN</sub> rising		2.6	2.7	2.82	V
V <sub>UVLO(FALLING)</sub>	Falling input supply UVLO	V <sub>IN</sub> falling		2.38	2.5	2.6	V
V <sub>UVLO(HYST)</sub>	V <sub>UVLO</sub> hysteresis				230		mV
I <sub>CL</sub>	Output current limit	$V_{IN} = V_{OUT(nom)} + 1 V$ , $V_{OUT}$ short to $90\% \times V_{OUT(NOM)}$		180	220	260	mA
PSRR	Power-supply ripple rejection	V <sub>IN</sub> - V <sub>OUT</sub> = 500 mV, frequency = 1 kHz, I <sub>OUT</sub> = 150 mA			55		dB
V <sub>n</sub>	Output noise voltage	V <sub>OUT</sub> = 3.3 V, BW = 10 Hz to 100 kHz			280		$\mu V_{RMS}$
T <sub>SD(SHUTDOWN)</sub>	Junction shutdown temperature				175		°C
T <sub>SD(HYST)</sub>	Hysteresis of thermal shutdown				20		°C


Power dissipation is limited to 2W for IC production testing purposes. The power dissipation can be higher during normal operation. Please see the thermal dissipation section for more information on how much power the device can dissipate while maintaining a junction temperature below 150°C.

<sup>(2)</sup> The settling time is measured from when I<sub>OUT</sub> is stepped from 45mA to 105 mA to when the output voltage recovers to  $V_{OUT} = V_{OUT(nom)}$  - 5 mV. This specification is specified by design.




## 6.6 Typical Characteristics

specified at  $T_J$  =  $-40^{\circ}$ C to +150°C,  $V_{IN}$  = 13.5 V,  $I_{OUT}$  = 100  $\mu$ A,  $C_{OUT}$  = 2.2  $\mu$ F, 1 m $\Omega$  <  $C_{OUT}$  ESR < 2  $\Omega$ , and  $C_{IN}$  = 1  $\mu$ F (unless otherwise noted)





specified at  $T_J$  =  $-40^{\circ}$ C to +150°C,  $V_{IN}$  = 13.5 V,  $I_{OUT}$  = 100  $\mu$ A,  $C_{OUT}$  = 2.2  $\mu$ F, 1 m $\Omega$  <  $C_{OUT}$  ESR < 2  $\Omega$ , and  $C_{IN}$  = 1  $\mu$ F (unless otherwise noted)






specified at  $T_J$  =  $-40^{\circ}$ C to +150°C,  $V_{IN}$  = 13.5 V,  $I_{OUT}$  = 100  $\mu$ A,  $C_{OUT}$  = 2.2  $\mu$ F, 1 m $\Omega$  <  $C_{OUT}$  ESR < 2  $\Omega$ , and  $C_{IN}$  = 1  $\mu$ F (unless otherwise noted)









 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 0 mA to 100 mA, slew rate = 1 A/µs,  $V_{EN} = 3.3 \text{ V, } C_{OUT} = 10 \text{ } \mu\text{F}$ 

#### 図 6-15. Load Transient, No Load to 100 mA




 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 45 mA to 105 mA, slew rate = 0.1 A/µs,  $V_{EN}$  = 3.3 V,  $C_{OUT}$  = 10 µF

図 6-17. Load Transient, 45 mA to 105 mA




 $V_{OUT}$  = 5 V,  $V_{IN}$  = 5.5 V to 6.5 V,  $t_{rise}$  = 1  $\mu$ s,  $C_{OUT}$  = 10  $\mu$ F

#### 図 6-14. Line Transients at 5.5 V to 6.5 V



 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 0 mA to 100 mA, slew rate = 1 A/µs,  $V_{EN}$  = 3.3 V,  $C_{OUT}$  = 10 µF

#### 図 6-16. Load Transient, No Load to 100-mA Rising Edge




 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 45 mA to 105 mA, slew rate = 0.1 A/µs,  $V_{EN}$  = 3.3 V,  $C_{OUT}$  = 10 µF

図 6-18. Load Transient, 45-mA to 105-mA Rising Edge




specified at T<sub>J</sub> =  $-40^{\circ}$ C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 100  $\mu$ A, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , and C<sub>IN</sub> = 1  $\mu$ F (unless otherwise noted)






specified at  $T_J$  =  $-40^{\circ}$ C to +150°C,  $V_{IN}$  = 13.5 V,  $I_{OUT}$  = 100  $\mu$ A,  $C_{OUT}$  = 2.2  $\mu$ F, 1 m $\Omega$  <  $C_{OUT}$  ESR < 2  $\Omega$ , and  $C_{IN}$  = 1  $\mu$ F (unless otherwise noted)



specified at T<sub>J</sub> =  $-40^{\circ}$ C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 100  $\mu$ A, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , and C<sub>IN</sub> = 1  $\mu$ F (unless otherwise noted)






## 7 Detailed Description

#### 7.1 Overview

The TPS7B83-Q1 is a low-dropout linear regulator (LDO) designed to connect to the battery in automotive applications. The device has an input voltage range extending to 40 V, which allows the device to withstand transients (such as load dumps) that are anticipated in automotive systems. With only a 18- $\mu$ A quiescent current at light loads, the device is an optimal solution for powering always-on components.

The device has a state-of-the-art transient response that allows the output to quickly react to changes in the load or line (for example, during cold-crank conditions). Additionally, the device has a novel architecture that minimizes output overshoot when recovering from dropout. During normal operation, the device has a tight DC accuracy of ±1% over line, load, and temperature.

## 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Undervoltage Lockout

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

#### 7.3.2 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T<sub>J</sub>) of the pass transistor rises to T<sub>SD(shutdown)</sub> (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to T<sub>SD(reset)</sub> (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during startup can be high from large V<sub>IN</sub> - V<sub>OUT</sub> voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before startup completes.

For reliable operation, limit the junction temperature to the maximum listed in the Recommended Operating Conditions table. Operation above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

#### 7.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brickwall scheme. In a high-load current fault, the brickwall scheme limits the output current to the current limit (I<sub>CL</sub>). I<sub>CL</sub> is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power [ $(V_{IN} - V_{OUT}) \times I_{CL}$ ]. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.




図 7-1. Current Limit



#### 7.4 Device Functional Modes

#### 7.4.1 Device Functional Mode Comparison

The *Device Functional Mode Comparison* table shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

表 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER					
OFERATING MODE	V <sub>IN</sub>	l <sub>out</sub>	TJ			
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	$T_J < T_{SD(shutdown)}$			
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	$T_J < T_{SD(shutdown)}$			
Disabled (any true condition disables the device)	V <sub>IN</sub> < V <sub>UVLO</sub>	Not applicable	T <sub>J</sub> > T <sub>SD(shutdown)</sub>			

#### 7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CI</sub>)
- The device junction temperature is less than the thermal shutdown temperature  $(T_J < T_{SD})$
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

#### 7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

## 8 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

#### 8.1.1 Input and Output Capacitor Selection

The TPS7B83-Q1 requires an output capacitor of 2.2  $\mu F$  or larger (1  $\mu F$  or larger capacitance) for stability and an equivalent series resistance (ESR) between 0.001  $\Omega$  and 2  $\Omega$ . For the best transient performance, use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and ESR over temperature. When choosing a capacitor for a specific application, be mindful of the DC bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the maximum recommended output capacitance is 220  $\mu F$ .

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. Some input supplies have a high impedance, thus placing the input capacitor on the input supply helps reduce the input impedance. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply has a high impedance over a large range of frequencies, several input capacitors can be used in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast, rise-time load transients are anticipated, or if the device is located several inches from the input power source.

#### 8.1.2 Dropout Voltage

Dropout voltage  $(V_{DO})$  is defined as the input voltage minus the output voltage  $(V_{IN} - V_{OUT})$  at the rated output current  $(I_{RATED})$ , where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the  $R_{DS(ON)}$  of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}}$$
 (1)

#### 8.1.3 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} \le V_{IN} + 0.3 \text{ V}$ .

- If the device has a large C<sub>OUT</sub> and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.



## 8.1.4 Power Dissipation (P<sub>D</sub>)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation ( $P_D$ ).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

#### **Note**

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{3}$$

Thermal resistance  $(R_{\theta JA})$  is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

#### 8.1.4.1 Thermal Performance Versus Copper Area

The most used thermal resistance parameter,  $R_{\theta JA}$ , is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The  $R_{\theta JA}$  recorded in the *Thermal Information* table in the *Specifications* section is determined by the JEDEC standard (see  $\boxtimes$  8-1), PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout,  $R_{\theta JA}$  is actually the sum of the package junction-to-case (bottom) thermal resistance ( $R_{\theta JCbot}$ ) plus the thermal resistance contribution by the PCB copper.







図 8-1. JEDEC Standard 2s2p PCB

 $\boxtimes$  8-2 and  $\boxtimes$  8-3 depict the functions of  $R_{\theta JA}$  and  $\psi_{JB}$  versus copper area and thickness. These plots are generated with a 101.6-mm x 101.6-mm x 1.6-mm PCB of two and four layers. For the four-layer board, the inner planes use a 1-oz copper thickness. Outer layers are simulated with both a 1-oz and 2-oz copper thickness. A 4 x 4 array of thermal vias of 300-µm drill diameter and 25-µm Cu plating is located beneath the thermal pad of the device. The thermal vias connect the top layer, the bottom layer and, in the case of the 4-layer board, the first inner GND plane. Each of the layers has a copper plane of equal area.



#### 8.1.5 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi  $(\Psi)$  thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter  $(\psi_{JT})$  and junction-to-board characterization parameter  $(\psi_{JB})$ . These parameters provide two methods for calculating the junction temperature  $(T_J)$ , as described in the following equations. Use the junction-to-top characterization parameter  $(\psi_{JT})$  with the temperature at the center-top of device package  $(T_T)$  to calculate the junction temperature. Use the junction-to-board characterization parameter  $(\psi_{JB})$  with the PCB surface temperature 1 mm from the device package  $(T_B)$  to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{4}$$

where:

- P<sub>D</sub> is the dissipated power
- T<sub>T</sub> is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{5}$$

where

 T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application report.

### 8.2 Typical Application

☑ 8-4 shows a typical application circuit for the TPS7B83-Q1. Use different values of external components, depending on the end application. An application may require a larger output capacitor during fast load steps in order to prevent a reset from occurring. TI recommends a low-ESR ceramic capacitor with a dielectric of type X5R or X7R.




図 8-4. Typical Application Schematic for the TPS7B83-Q1

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1 as the input parameters.

**DESIGN PARAMETER EXAMPLE VALUE** Input voltage range 6 V to 40 V Output voltage 5 V Output current 100 mA Output capacitor 10 µF

表 8-1. Design Parameters

#### 8.2.2 Detailed Design Procedure

## 8.2.2.1 Input Capacitor


The device requires an input decoupling capacitor, the value of which depends on the application. The typical recommended value for the decoupling capacitor is 1 µF. The voltage rating must be greater than the maximum input voltage.

#### 8.2.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. The capacitor value must be between 2.2  $\mu F$  and 200  $\mu F$  and the ESR range must be between 1 m $\Omega$  and 2  $\Omega$ . For this design a low ESR, 10- $\mu F$ ceramic capacitor was used to improve transient performance.



#### 8.2.3 Application Curves



# 9 Power Supply Recommendations

This device is designed for operation from an input voltage supply with a range between 3 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B83-Q1, add an electrolytic capacitor and a ceramic bypass capacitor at the input.



### 10 Layout

## 10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. The use of vias and long traces to the input and output capacitors is strongly discouraged and negatively affects system performance. TI also recommends a ground reference plane either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similarly to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

## 10.1.1 Package Mounting

Solder pad footprint recommendations for the TPS7B83-Q1 are available at the end of this document and at www.ti.com.

### 10.1.2 Board Layout Recommendations to Improve PSRR and Noise Performance

As depicted in 🗵 10-1, place the input and output capacitors close to the device for the layout of the TPS7B83-Q1. In order to enhance the thermal performance, place as many vias as possible around the device. These vias improve the heat transfer between the different GND planes in the PCB.

To improve ac performance such as PSRR, output noise, and transient response, TI recommends a board design with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor must connect directly to the GND pin of the device.

Minimize equivalent series inductance (ESL) and ESR in order to maximize performance and ensure stability. Place each capacitor as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. TI strongly discourages the use of vias and long traces to connect the capacitors because these can negatively impact system performance and may even cause instability.

If possible, and to ensure the maximum performance specified in this document, use the same layout pattern used for the TPS7B83-Q1 evaluation board, available at <a href="https://www.ti.com">www.ti.com</a>.

## 10.2 Layout Example




図 10-1. SOT-223 (DCY) Layout



## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Device Nomenclature

#### 表 11-1. Device Nomenclature(1)

PRODUCT	V <sub>OUT</sub>
TPS7B83xxQDCYRQ1	xx is the nominal output voltage (for example, 33 = 3.3 V V; 50 = 5.0 V).  Q indicates that this device is a grade-1 device in accordance with the AEC-Q100 standard.  Q1 indicates that this device is an automotive grade (AEC-Q100) device.

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on <a href="https://www.ti.com">www.ti.com</a>.

### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

## 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 11.6 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated




**DRC0010U** 

## **PACKAGE OUTLINE**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






## **EXAMPLE BOARD LAYOUT**

# **DRC0010U**

VSON - 1 mm max height



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






## **EXAMPLE STENCIL DESIGN**

# **DRC0010U**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 11-Mar-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7B8333QDCYRQ1	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7B8333	Samples
TPS7B8333QDCYRQ1M3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	7B8333	Samples
TPS7B8350QDCYRQ1	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7B8350	Samples
TPS7B8350QDCYRQ1M3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	7B8350	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

www.ti.com 11-Mar-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## DCY (R-PDSO-G4)

#### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters (inches).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC TO-261 Variation AA.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated