## 1. Abstract

## Aim:

The goal of this project is to implement and improve the 5-stage pipelined processor. The design is aiming to perform 15-by-15 matrix multiplication.


## Hazard handled:

- Data hazard
  - o the next Rtype need the result of current Rtype instruction.
- Mem to mem copy
  - o sw after lw
- Load use hazard
  - o The next Rtype need the result of lw in current instruction.
- Brach and jump
  - o Stall or/and flush are required.

## Assumptions:

• The matrix multiplication result fits in 32 bits.

# 2. Development process




# 3. Datapath

In order to achieve high performance, process is divided into five pipeline stages.

IF	ID	EX	MEM	WB
Instruction	Instruction	Execution	Memory	Write Back
Fetch	Decode			

## Instruction Fetch stage:



```
IF_PC_Mux:IF_PC_Mux

Jump_Control_ID

PCSrc_MEM

PC_Plus_4_IF[31..0] Next_PC_IF[31..0]

Branch_Dest_MEM[31..0]

Jump_Dest_ID[31..0]
```

- // The IF\_PC\_Mux chooses what is next pc, normally pc\_plus\_4 is outputted to be next\_pc\_if, but in case of branch and jump, and corresponding next\_pc\_if is passed over.
- // PCSrc\_MEM triggers the branch response, forwarding Branch\_Dest\_MEM to Next\_PC\_IF.
- // PCSrc MEM is from MEM Branch AND, Branch Dest MEM is from EX PC Add
- // Note PCSrc\_MEM, MEM\_Branch\_AND, Branch\_Dest\_MEM and EX\_PC\_Add is actually been
- // relocated from MEM stage to ID stage.
- // Jump\_Control\_ID triggers the jump response, forwarding Jump\_Dest\_ID to Next\_PC\_IF.
- // Jump\_Control\_ID is from ID\_Control, Jump\_Dest\_ID is from ID\_Jump.

```
module IF_PC_Mux(

input [31:0] PC_Plus_4_IF,

input [31:0] Branch_Dest_MEM,

input [31:0] Jump_Dest_ID,
```

```
input
                               PCSrc_MEM, // actually ID stage
               input
                               Jump_Control_ID,
               output [31:0]Next_PC_IF
               );
 assign Next_PC_IF = Jump_Control_ID ? Jump_Dest_ID : (PCSrc_MEM ? Branch_Dest_MEM :
PC_Plus_4_IF);
endmodule // IF_PC_Mux
           IF_PC_Reg:IF_PC_Reg
     Clk
     PC_Enable
                                 PC_IF[31..0]
     Next_PC_IF[31..0]
   > // IF PC Reg push next PC IF to PC IF on positive edge of global clock.
    // A logic low in PC_Enable will stop next_PC_IF been pushed to PC_IF.
   // PC_Enable is from the Hazard Handling Unit
module IF_PC_Reg(
               input [31:0]Next_PC_IF,
               input PC_Enable,
               output reg [31:0]PC_IF,
               input Clk
               );
 always@(posedge Clk)
               begin
                      if(PC_Enable)
                              begin
                                     PC_IF <= Next_PC_IF;
                              end
               end
```

endmodule // IF\_PC\_Reg

```
PC_IF[31..0] PC_Plus_4_IF[31..0]
```

// IF\_PC\_Add add the pc by digital four.

```
module IF_PC_Add(

input [31:0] PC_IF,

output [31:0] PC_Plus_4_IF

);
```

```
assign PC_Plus_4_IF=PC_IF + 4;
```

endmodule // IF\_PC\_Add

```
IF_Instruction_Memory:IF_Instruction_Memory

IF_Flush
Jump_Control_ID Instruction_IF[31..0]

PC_IF[31..0]
```

- // IF\_Instruction\_Memory is the main instruction memory, which is 32 bits wide, and have a depth of 1024.
- // Once the PC IF eceeds the depth of instruction memory, it will output zero.
- // A logic high of IF\_Flush triggers the flush response, the output will be zero.
- // IF\_Flush is from Mem\_Brach\_AND, note Mem\_Brach\_AND is been relocated from MEM stage to ID stage.
- // A logic high of Jump\_Control\_ID triggers the flush response, the output will be zero.
- // Jump\_Control\_ID is from ID\_Control

```
module IF_Instruction_Memory( input [31:0]PC_IF,
```

// Instruction fetch stage to instruction decode stage pipeline, passing data on positive edge of global clock

```
module IF_ID_Pipeline_Stage(

input [31:0] Instruction_IF,

input [31:0] PC_Plus_4_IF,


input IF_ID_Pipeline_Enable,

output reg [31:0] Instruction_ID,

output reg [31:0] PC_Plus_4_ID,
```

```
input
                                           Clk
                         );
 initial begin
               Instruction_ID
                                      <= 32'd0;
               PC_Plus_4_ID
                                      <= 32'd0;
 end
 always@(posedge Clk) begin
               if(IF_ID_Pipeline_Enable)
                       begin
                               Instruction_ID<=Instruction_IF;</pre>
                               PC_Plus_4_ID<=PC_Plus_4_IF;
                       end
       end
endmodule // IF_ID_Pipeline_Stage
```

## **Instruction Decode Stage**





- // ID\_Control outputs important control signals, most of these signals will be feed into flowing pipeline, hence into other stages.
- // Rtype, lw, sw, beq, nop and jump are handled.
- // Control signal is based on opcode, which is [31:26] of Instruction\_ID.
- // When ID\_Control\_NOP is logic one, nop control signals are forced to the outputs regardless opcode.
- // ID\_Control\_NOP is from Hazard handling unit.

## module ID\_Control(

input [5:0] Instruction\_ID,

input ID\_Control\_NOP,

output reg RegWrite\_ID,

output reg MemtoReg\_ID,

```
output reg
                     Branch_ID,
        output reg
                     Jump_Control_ID,
        output reg
                     MemRead_ID,
        output reg
                     MemWrite_ID,
        output reg
                     RegDst_ID,
        output reg [1:0] ALUOp_ID,
        output reg
                       ALUSrc_ID
        );
parameter RTYPE
                      = 6'b000000;
parameter LW
                      = 6'b100011;
parameter SW
                      = 6'b101011;
parameter BEQ
                      = 6'b000100;
parameter NOP
                      = 6'b100000;
parameter JUMP
                      = 6'b000010;
wire [5:0]opcode;
assign opcode = (ID_Control_NOP & (Instruction_ID != BEQ)) ? NOP : Instruction_ID;
initial
begin
       RegDst_ID
                             <= 0;
                             <= 2'd0;
       ALUOp_ID
       ALUSrc_ID
                             <= 0;
       Branch_ID
                             <= 0;
       Jump_Control_ID<= 0;</pre>
       MemRead_ID
                             <= 0;
       MemWrite_ID
                             <= 0;
```

```
RegWrite_ID
                              <= 0;
       MemtoReg_ID
                              <= 0;
end
always@* begin
       case(opcode)
               RTYPE: begin
                      RegWrite_ID <= 1'b1;
                      MemtoReg_ID <= 1'b0;
                      Branch_ID
                                     <= 1'b0;
                      Jump_Control_ID<= 1'b0;</pre>
                      MemRead_ID <= 1'b0;</pre>
                      MemWrite_ID <= 1'b0;</pre>
                      RegDst_ID
                                     <= 1'b1;
                      ALUOp_ID
                                     <= 2'b10;
                      ALUSrc_ID
                                     <= 1'b0;
               end //RTYPE
               LW: begin
                      RegWrite_ID <= 1'b1;
                      MemtoReg_ID <= 1'b1;</pre>
                      Branch_ID
                                     <= 1'b0;
                      Jump_Control_ID<= 1'b0;</pre>
                      MemRead_ID <= 1'b1;</pre>
                      MemWrite_ID <= 1'b0;
                      RegDst_ID
                                     <= 1'b0;
                      ALUOp_ID
                                     <= 2'b00;
                      ALUSrc_ID
                                     <= 1'b1;
              end //LW
              SW: begin
                      RegWrite_ID
                                      <= 1'b0;
                      MemtoReg_ID <= 1'b0;</pre>
```

```
Branch_ID
                      <= 1'b0;
       Jump_Control_ID<= 1'b0;</pre>
       MemRead_ID
                       <= 1'b0;
       MemWrite_ID <= 1'b1;
       RegDst_ID
                      <= 1'bx;
       ALUOp_ID
                      <= 2'b00;
       ALUSrc_ID
                      <= 1'b1;
end //SW
BEQ: begin
       RegWrite_ID <= 1'b0;
       MemtoReg_ID <= 1'b0;
       Branch_ID
                      <= 1'b1;
       Jump_Control_ID<= 1'b0;</pre>
       MemRead_ID <= 1'b0;</pre>
       MemWrite_ID <= 1'b0;</pre>
       RegDst_ID
                      <= 1'bx;
       ALUOp_ID
                      <= 2'b01;
       ALUSrc_ID
                      <= 1'b0;
end //BEQ
NOP: begin
       RegWrite_ID <= 1'b0;
       MemtoReg_ID <= 1'b0;</pre>
       Branch_ID
                      <= 1'b0;
       Jump_Control_ID<= 1'b0;</pre>
       MemRead_ID <= 1'b0;
       MemWrite_ID <= 1'b0;
       RegDst_ID
                      <= 1'b0;
       ALUOp_ID
                      <= 2'b00;
       ALUSrc_ID
                      <= 1'b0;
end //NOP
JUMP: begin
```

```
RegDst_ID
                                            <= 1'b0;
                                            <= 2'b00;
                             ALUOp_ID
                             ALUSrc_ID
                                            <= 1'b0;
                             Branch_ID
                                            <= 1'b0;
                             Jump_Control_ID <= 1'b1;</pre>
                             MemRead_ID <= 1'b0;
                             MemWrite_ID <= 1'b0;
                             RegWrite_ID <= 1'b0;
                             MemtoReg_ID <= 1'b0;
                      end //JUMP
                      default: begin
                             RegWrite_ID
                                            <= 1'b0;
                             MemtoReg_ID <= 1'b0;
                             Branch_ID
                                            <= 1'b0;
                             Jump_Control_ID<= 1'b0;</pre>
                             MemRead_ID <= 1'b0;</pre>
                             MemWrite_ID <= 1'b0;
                             RegDst_ID
                                            <= 1'b0;
                                            <= 2'b00;
                             ALUOp_ID
                             ALUSrc_ID
                                            <= 1'b0;
                      end
              endcase
       end //always
endmodule // ID_Control
```

```
ID_Jump:ID_Jump

Instruction_ID[31..0]
PC_Plus_4_ID[31..0]

Jump_Dest_ID[31..0]
```


// ID\_Jump calculates the jump destination based on Instruction\_ID and PC\_Plus\_4\_ID.

## module ID\_Jump(

```
input [31:0] Instruction_ID,
input [31:0] PC_Plus_4_ID,
output[31:0] Jump_Dest_ID
);
```

assign Jump\_Dest\_ID = {{PC\_Plus\_4\_ID[31:28]},{Instruction\_ID[27:0] << 2}};</pre>

## endmodule // IF\_PC\_Mux



# ID\_Registers:ID\_Registers CIk RegWrite\_WB Read\_Address\_1\_ID[4..0] Read\_Address\_2\_ID[4..0] Write\_Register\_WB[4..0] Write\_Data\_WB[31..0] ID\_Register\_Write\_to\_Read[1..0]

- // ID\_Registers is the main register, 32 bit wide, 32 bit deep
- // A logic high of ID\_Register\_Write\_to\_Read will trigger the write\_Data\_WB been forwarded to Read Data
- // ID\_Register\_Write\_to\_Read is from Hazard\_Handling\_Unit

## module ID\_Registers(

input [4:0] Read\_Address\_1\_ID,
input [4:0] Read\_Address\_2\_ID,
input [4:0] Write\_Register\_WB,
input [31:0] Write\_Data\_WB,

```
output reg [31:0] Read_Data_1_ID,
                 output reg [31:0] Read_Data_2_ID,
                 input Clk,
                 input RegWrite_WB,
                       input [1:0]
                                      ID_Register_Write_to_Read
                 );
 reg [31:0]Register_File[0:31];
       initial begin
               $readmemh("register_file.list", Register_File);
               Read_Data_1_ID <= 32'd0;
               Read_Data_2_ID <= 32'd0;
       end
       // Forwarding Write_Data_WB to Read_Data_1_ID
       always@(Read_Address_1_ID or Register_File[Read_Address_1_ID] or
ID_Register_Write_to_Read) begin
               if(Read_Address_1_ID==5'd0)
                       begin
                              Read_Data_1_ID <= 32'd0;
                      end
               else
                       begin
                              if(ID_Register_Write_to_Read == 2'b01)
                                      begin
                                              Read_Data_1_ID <= Write_Data_WB;</pre>
                                      end
                              else
                                      begin
                                              Read_Data_1_ID <=
Register File[Read Address 1 ID];
```

```
end
                      end //else
       end
       // Forwarding Write_Data_WB to Read_Data_2_ID
       always@(Read_Address_2_ID or Register_File[Read_Address_2_ID] or
ID_Register_Write_to_Read) begin
               if(Read_Address_2_ID==5'd0)
                       begin
                              Read_Data_2_ID <= 32'd0;
                      end
               else
                       begin
                              if(ID_Register_Write_to_Read == 2'b10)
                                      begin
                                              Read_Data_2_ID <= Write_Data_WB;</pre>
                                      end
                              else
                                      begin
                                              Read_Data_2_ID <=
Register_File[Read_Address_2_ID];
                                      end
                      end //else
       end
       always@(posedge Clk) begin
               if( RegWrite_WB & (Write_Register_WB != 5'd0) ) begin
                       Register_File[Write_Register_WB] <= Write_Data_WB;</pre>
               end //if
       end //always
endmodule // ID Registers
```

```
ID_Read_data_Mux:ID_Read_data_Mux

Forward_C_ID
Forward_D_ID
Read_Data_1_ID[31..0]
Read_Data_2_ID[31..0]
ALU_Result_MEM[31..0]
```

- // ID\_Read\_data\_Mux helps handling branch hazard.
- // Since the branch unit is relocated from MEM stage to ID stage, the output Comparator\_ID is the equivalent of EX\_zero signal
- // Firstly, Forward\_C\_ID and Forward\_D\_ID are the select signal of two mux, selecting which of Read\_Data\_ID or ALU\_Result\_MEM is feed to comparator.
- // Forward\_C\_ID and Forward\_D\_ID are from Hazard handling unit.
- // Secondly, the comparator outputs logic high when two inputs are identical

```
module ID_Read_data_Mux(
                 input [31:0] Read_Data_1_ID,
                 input [31:0] Read_Data_2_ID,
                 input [31:0] ALU_Result_MEM,
                 input
                            Forward_C_ID,
                 input
                             Forward_D_ID,
                 output
                            Comparetor_ID
                 );
wire [31:0] Read_Data_1_MUX_ID;
wire [31:0] Read_Data_2_MUX_ID;
assign Read_Data_1_MUX_ID = Forward_C_ID ? ALU_Result_MEM : Read_Data_1_ID;
assign Read_Data_2_MUX_ID = Forward_D_ID ? ALU_Result_MEM : Read_Data_2_ID;
assign Comparetor_ID = (Read_Data_1_MUX_ID == Read_Data_2_MUX_ID);
endmodule // ID_Read_data_Mux
```

```
MEM_Branch_AND:MEM_Branch_AND

Branch_MEM
Zero_MEM

PCSrc_MEM
```

- // perform an logic and of Branch\_MEM and Zero\_MEM
- // note this module is relocated from MEM stage to ID stage
- // Branch\_MEM is connected to Branch\_ID in top module.
- // Zero\_MEM is the comparator output of ID\_Read\_data\_Mux
- // The output PCSrc\_MEM indicated a branch happened. It is feed to IF\_PC\_Mux to handle branch hazard



```
ID_Sign_Extension:ID_Sign_Extension

Instruction_ID[15..0] Sign_Extend_Instruction_ID[31..0]
```

// ID\_Sign\_Extension sign extend the immediate part of Instruction\_ID

```
module ID_Sign_Extension(

input [15:0] Instruction_ID,

output [31:0] Sign_Extend_Instruction_ID

);
```

assign Sign\_Extend\_Instruction\_ID = {{16{Instruction\_ID[15]}},Instruction\_ID[15:0]};

endmodule // ID\_Sign\_Extension

```
EX_Shift_Left_2:EX_Shift_Left_2

Sign_Extend_Instruction_EX[31:.0] Instruction_Shift_Left_2_EX[31:.0]
```

- // Note this module is relocated from EX stage to ID stage,
- // Input Sign\_Extend\_Instruction\_EX is feed as Sign\_Extend\_Instruction\_ID in top module.
- // output Instruction\_Shift\_Left\_2\_EX is actual offset need to be added to PC.
- // EX\_Shift\_Left\_2 shift the input left by two.

endmodule // EX\_Shift\_Left\_2

```
PC_Plus_4_EX[31..0]
Instruction_Shift_Left_2_EX[31..0]

Branch_Dest_EX[31..0]
```

- // Note this module is relocated from EX stage to ID stage,
- // PC\_Plus\_4\_EX is actually connected to PC\_Plus\_4\_ID in top module.
- // The output Branch\_Dest\_EX is feed to IF\_PC\_Mux to help handling branch hazard.
- // EX\_PC\_Add add the shifted sign extended instruction immediate part and PC\_Plus\_4\_ID.

assign Branch\_Dest\_EX = PC\_Plus\_4\_EX + Instruction\_Shift\_Left\_2\_EX;

endmodule // EX\_PC\_Add

```
ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage
ALUSTO_ID
Branch_ID
                                                   ALUSrc_EX
                                                   Branch_EX
MemRead_ID
                                                 MemRead EX
MemWrite_ID
                                                 MemWrite_EX
MemtoReg_ID
                                                 MemtoReg_EX
RegDst_ID
                                                   RegDst_EX
RegWrite_ID
                                                  RegWrite_EX
ALUOp_ID[1..0]
                                               ALUOp_EX[1..0]
PC_Plus_4_ID[31..0]
                                         Read_Data_1_EX[31..0]
Read_Data_1_ID[31..0]
                                         Read_Data_2_EX[31..0]
Read_Data_2_ID[31..0]
                              Sign_Extend_Instruction_EX[31..0]
Sign_Extend_Instruction_ID[31..0]
                                          Instruction_EX[31..0]
Instruction_ID[31..0]
```

// Instruction decode stage to execution stage pipeline, passing data on positive edge of global clock

module ID\_EX\_Pipeline\_Stage(

input RegWrite\_ID,

input MemtoReg\_ID,

input Branch\_ID,

input MemRead\_ID,

input MemWrite\_ID,

input RegDst\_ID,

input [1:0] ALUOp\_ID,

input ALUSrc\_ID,

input [31:0] PC\_Plus\_4\_ID,

input [31:0] Read\_Data\_1\_ID,

input [31:0] Read\_Data\_2\_ID,

input [31:0] Sign\_Extend\_Instruction\_ID,

input [31:0] Instruction\_ID,

output reg RegWrite\_EX,

output reg MemtoReg\_EX,

output reg Branch\_EX,

output reg MemRead\_EX,

```
output reg
                               MemWrite_EX,
                 output reg
                               RegDst_EX,
                 output reg [1:0] ALUOp_EX,
                 output reg
                               ALUSrc_EX,
                 output reg [31:0] PC_Plus_4_EX,
                 output reg [31:0] Read_Data_1_EX,
                 output reg [31:0] Read_Data_2_EX,
                 output reg [31:0] Sign_Extend_Instruction_EX,
                 output reg [31:0] Instruction_EX,
                 input
                               Clk
                 );
initial
begin
       RegWrite_EX <= 0;
       MemtoReg_EX <= 0;</pre>
       Branch_EX
                             <= 0;
       MemRead_EX
                              <= 0;
       MemWrite_EX
                              <= 0;
       RegDst_EX
                              <= 0;
                                     <= 2'd0;
       ALUOp_EX
       ALUSrc_EX
                              <= 0;
```


```
PC_Plus_4_EX <= 32'd0;
            Read_Data_1_EX
                                <= 32'd0;
            Read_Data_2_EX
                                  <= 32'd0;
            Sign_Extend_Instruction_EX <= 32'd0;
            Instruction_EX <= 32'd0;</pre>
     end
always@(posedge Clk) begin
            RegWrite_EX <= RegWrite_ID;</pre>
            MemtoReg_EX <= MemtoReg_ID;</pre>
            Branch_EX
                                  <= Branch_ID;
            MemRead_EX
                                  <= MemRead_ID;
            MemWrite_EX
                                  <= MemWrite_ID;
            RegDst_EX
                                  <= RegDst_ID;
            ALUOp_EX
                                         <= ALUOp_ID;
            ALUSrc_EX
                                  <= ALUSrc_ID;
            PC_Plus_4_EX <= PC_Plus_4_ID;
            Read_Data_1_EX <= Read_Data_1_ID;</pre>
            Read_Data_2_EX
                                  <= Read_Data_2_ID;
            Sign_Extend_Instruction_EX <= Sign_Extend_Instruction_ID;</pre>
```

Instruction\_EX <= Instruction\_ID;</pre>

end //always

endmodule // ID\_EX\_Pipeline\_Stage

## **Execution Stage**



```
EX_Forward_A:EX_Forward_A

Read_Data_1_EX[31..0]
Write_Data_WB[31..0]
ALU_Result_MEM[31..0]
ForwardA_EX[1..0]
```

- // EX Forward A is a 3-to-1 mux.
- // Selection signal ForwardA EX from Hazard handling unit.
- // ForwardA\_EX of 2'b00 is the default case, it forwards Read\_Data\_1\_EX from ID/EX pipeline to the output.
- // ForwardA\_EX of 2'b01 forwards Write\_Data\_WB to the output.
- // ForwardA\_EX of 2'b10 forwards ALU\_Result\_MEM to the output.
- // Selection signal ForwardA\_EX is from Hazard handling unit
- // This module also been used as another instance as EX\_Forward\_B, which output data output to EX\_ALU\_Mux

```
module EX_Forward_A(
              input [31:0]
                                     Read_Data_1_EX,
              input [31:0]
                                     Write_Data_WB,
              input [31:0]
                                     ALU_Result_MEM,
              input [1:0]
                                     ForwardA_EX,
              output reg [31:0]
                                     Read_Data_1_Mux_EX
                        );
       initial
       begin
              Read_Data_1_Mux_EX <= 32'd0;
       end
       parameter
                      First
                                            2'b00,
                                     Second =
                                                    2'b01,
                                     Third
                                                    =
                                                           2'b10;
 always@(*) begin
              case(ForwardA_EX)
                              First:
                                     Read_Data_1_Mux_EX <= Read_Data_1_EX;</pre>
                             Second:
                                            Read_Data_1_Mux_EX <= Write_Data_WB;</pre>
                             Third: Read_Data_1_Mux_EX <= ALU_Result_MEM;
                              default: Read_Data_1_Mux_EX <= Read_Data_1_EX;</pre>
              endcase
       end //always
endmodule // EX_Forward_A
```

```
EX_ALU_Mux:EX_ALU_Mux

ALUSrc_EX
Read_Data_2_EX[31..0] ALU_Data_2_EX[31..0]
Sign_Extend_Instruction_EX[31..0]
```

- // EX\_ALU\_Mux chooses what data feed into ALU\_Data\_2\_EX
- // used when doing lw,sw, sign extended offset need to be feeded in, in order for ALU to calculate memory address.
- // when ALUSrc\_EX is high, Sign\_Extend\_Instruction\_EX is feed to the output.
- // selection signal ALUSrc\_EX is originally from ID\_Control

```
module EX_ALU_Mux(
```

assign ALU\_Data\_2\_EX = ALUSrc\_EX ? Sign\_Extend\_Instruction\_EX : Read\_Data\_2\_EX;

endmodule // EX\_ALU\_Mux

```
EX_ALU_Control:EX_ALU_Control

Sign_Extend_Instruction_EX[5..0]

ALUOp_EX[1..0]

ALU_Control_EX[3..0]
```

- // EX\_ALU\_Control decideds the operation need to be done is EX\_ALU, depending on the opcode within the instruction.
- // R type: and, sub, and, or, slt, mul
- // I type: lw, sw, beq
- // J type: jump and branch are handled in other sub modules

```
module EX_ALU_Control(
```

```
input [5:0] Sign_Extend_Instruction_EX, // Note: You only need 6 bits of this.
input [1:0] ALUOp_EX,
```

output reg [3:0] ALU\_Control\_EX
);

parameter Rtype = 2'b10,//this is a 2 bit paramter,

Radd = 6'b100000,

Rsub = 6'b100010,

Rand = 6'b100100,

Ror = 6'b100101,

Rslt = 6'b101010,

Rmul = 6'b100001; //this is a function

code of addu but we treat it as mul.s

parameter lwsw = 2'b00, //since LW and SW use the

same bit pattern, only way to store them as a paramter

Itype = 2'b01, // beq

xis = 6'bXXXXXX;

parameter ALUadd = 4'b0010,

ALUsub = 4'b0110,

ALUand = 4'b0000,

ALUor = 4'b0001,

ALUslt = 4'b0111,

ALUmul = 4'b1111;

parameter unknown = 2'b11,

ALUx = 4'b0011;

wire [5:0]funct;

assign funct = Sign\_Extend\_Instruction\_EX[5:0];

initial begin

```
ALU_Control_EX <= ALUx;
       end
       always@* begin
/*
               if(ALUOp_EX == Rtype) begin
                      case(funct)
                              Radd:
                                                    ALU_Control_EX <= ALUadd;
                              Rsub:
                                                    ALU_Control_EX <= ALUsub;
                              Rand:
                                                    ALU_Control_EX <= ALUand;
                                                    ALU_Control_EX <= ALUor;
                              Ror:
                              Rslt:
                                                    ALU_Control_EX <= ALUsIt;
                                             ALU_Control_EX <= ALUx;
                              default:
                      endcase
               end //if
               else if(ALUOp_EX == lwsw) begin
                      ALU_Control_EX <= ALUadd;
               end //else if
               else if(ALUOp_EX == Itype) begin
                      ALU_Control_EX
                                             <= ALUsub;
               end //else if
               else if(ALUOp_EX == unknown) begin
                      ALU_Control_EX
                                             <= ALUx;
               end //else if
               else begin ALU_Control_EX <= ALU_Control_EX; end
```

\*/

27

## case(ALUOp\_EX)

Rtype: begin

case(funct)

Radd: ALU\_Control\_EX <= ALUadd;

Rsub: ALU\_Control\_EX <= ALUsub;

Rand: ALU\_Control\_EX <= ALUand;

Ror: ALU\_Control\_EX <= ALUor;

Rslt: ALU\_Control\_EX <= ALUslt;

Rmul: ALU\_Control\_EX <= ALUmul;

default: ALU\_Control\_EX <= ALUx;</pre>

endcase

end

lwsw: ALU\_Control\_EX <= ALUadd;</pre>

Itype: ALU\_Control\_EX <= ALUsub;</pre>

unknown: ALU\_Control\_EX <= ALUx;

default: ALU\_Control\_EX <= ALU\_Control\_EX;</pre>

endcase

end //always

endmodule // EX\_ALU\_Control



// EX\_Dest\_Mux determines which register will be written to.

module EX\_Dest\_Mux(

input [20:0] Instruction\_EX,

```
input RegDst_EX,
output [4:0] Write_Register_EX
);
```

assign Write\_Register\_EX = RegDst\_EX ? Instruction\_EX[15:11] : Instruction\_EX[20:16];

endmodule // EX\_Dest\_Mux

## 

- // ALU do the following operation
- // addition, subtraction, bitwise logic and, bitwise logic or, set less than by comparison, multiplication
- // signed calculation is considered and handled.
- // sign mismatch for set less than is considered and handled.

```
module EX_ALU(
```

```
input signed [31:0] Read_Data_1_EX,
   input signed [31:0] ALU_Data_2_EX,
   input
                      [3:0] ALU_Control_EX,
   output reg
              [31:0] ALU_Result_EX,
   output
                                            Zero_EX
   );
              ALUadd
                                     4'b010,
parameter
                             ALUsub
                                                    4'b110,
                                            =
                             ALUand
                                                    4'b000,
                             ALUor
                                                           4'b001,
```


ALUsIt

ALUmul

4'b111,

4'b1111;

```
initial
              begin
                      ALU_Result_EX <= 32'd0;
              end
       // Handles negative inputs
       wire sign_mismatch;
       assign sign_mismatch = (Read_Data_1_EX[31]==ALU_Data_2_EX[31]);
       always@* begin
              case(ALU_Control_EX)
                      ALUadd:
                                                   ALU_Result_EX <= Read_Data_1_EX +
ALU_Data_2_EX;
                      ALUsub:
                                                   ALU_Result_EX <= Read_Data_1_EX -
ALU Data 2 EX;
                      ALUand:
                                                   ALU Result EX <= Read Data 1 EX &
ALU_Data_2_EX;
                                            ALU_Result_EX <= Read_Data_1_EX |
                      ALUor:
ALU_Data_2_EX;
                      ALUslt:
                                            ALU_Result_EX <= Read_Data_1_EX <
ALU_Data_2_EX ? (1 - sign_mismatch) : (0 + sign_mismatch);
                                                   ALU_Result_EX <= Read_Data_1_EX *
                      ALUmul:
ALU_Data_2_EX;
                      default:
                                            ALU_Result_EX <= 32'bx;
                                                                         // control = ALUx |
              endcase
       end //always
       assign Zero_EX = (ALU_Result_EX==0);
endmodule // EX_ALU
```



> // Execution to memory stage pipeline, passing data on positive edge of global clock

## module EX\_MEM\_Pipeline\_Stage(

input	RegWrite_EX,
input	MemtoReg_EX,
input	Branch_EX,
input	MemRead_EX,
input	MemWrite_EX,
input	Zero_EX,
input [31:0] A	LU_Result_EX,
input [31:0] F	Read_Data_2_EX,
input [4:0] W	rite_Register_EX,

input [31:0] Instruction\_EX,

output reg RegWrite\_MEM,
output reg MemtoReg\_MEM,

```
output reg
                                    Branch_MEM,
                       output reg
                                    MemRead_MEM,
                       output reg
                                    MemWrite_MEM,
                       output reg
                                   Zero_MEM,
                       output reg [31:0] ALU_Result_MEM,
                       output reg [31:0] Write_Data_MEM,
                       output reg [4:0] Write_Register_MEM,
                            output reg [31:0]
                                                       Instruction_MEM,
                       input
                                    Clk
                      );
      always@(posedge Clk) begin
             RegWrite_MEM
                                  <= RegWrite_EX;
             MemtoReg_MEM
                                         <= MemtoReg_EX;
             Branch_MEM
                                         <= Branch_EX;
             MemRead_MEM
                                                <= MemRead_EX;
             MemWrite_MEM
                                         <= MemWrite_EX;
             Zero_MEM
                                                <= Zero_EX;
             ALU_Result_MEM
                                         <= ALU_Result_EX;
             Write_Data_MEM
                                         <= Read_Data_2_EX;
             Write_Register_MEM<= Write_Register_EX;
             Instruction_MEM
                                  <= Instruction_EX[31:0];
      end //always
endmodule // EX_MEM_Pipeline_Stage
```

Student ID: 23456434 Name: Tianxiang Lan

## **Memory Stage**



```
MEM_to_MEM_Forward:MEM_to_MEM_Forward
Forward_Mem_to_Mem
Write_Data_MEM[31..0]
                          Write_Data_MUX_MEM[31..0]
Read_Data_WB[31..0]
```

- // when Forward\_Mem\_to\_Mem is high, Write\_Data\_MEM is forwarded to Write\_Data\_MUX\_MEM.
- // This deals with hazard when lw, sw to same location.
- // selection signal Forward\_Mem\_to\_Mem is from Hazard handling unit

```
module MEM_to_MEM_Forward(
```

```
input [31:0]
                                                    Write_Data_MEM,
                                    input [31:0]
                                                          Read_Data_WB,
                                    input
Forward Mem to Mem,
                                    output reg [31:0]
                                                          Write Data MUX MEM
                 );
initial
begin
       Write_Data_MUX_MEM <= 32'd0;
end
parameter
              First
                                    0,
```

Second =

1;

```
always@(*) begin
```

case(Forward\_Mem\_to\_Mem)

First: Write\_Data\_MUX\_MEM <= Write\_Data\_MEM;</pre>

Second: Write\_Data\_MUX\_MEM <= Read\_Data\_WB;

default: Write\_Data\_MUX\_MEM <= Write\_Data\_MEM;</pre>

endcase

end //always

endmodule // MEM\_to\_MEM\_Forward

```
MEM_Data_Memory:MEM_Data_Memory

CIk

MemRead_MEM

MemWrite_MEM

ALU_Result_MEM[31..0]

Write_Data_MEM[31..0]
```

- // Main data\_Memory
- // 32 bit width, 512 bit depth
- // location 0 is always 0.
- // invalid location get reading of 0.

## module MEM\_Data\_Memory(

```
input [31:0] ALU_Result_MEM,
input [31:0] Write_Data_MEM,
output [31:0] Read_Data_MEM,
input MemRead_MEM,
input MemWrite_MEM,
input Clk
);
```

reg [31:0]Data\_Memory[0:1023];

```
initial begin
           $readmemh("data_memory.list", Data_Memory);
     end
32'd1023) ? 32'd0 : Data_Memory[ALU_Result_MEM]) : Read_Data_MEM;
     always@(posedge Clk)
           begin
                 if(MemWrite_MEM)
                      begin
                            Data_Memory[ALU_Result_MEM] <= Write_Data_MEM;</pre>
                      end
           end
endmodule // MEM_Data_Memory
MEM WB Pipeline Stage: MEM WB Pipeline Stage
```

```
Clk
                                       MemtoReg_WB
MemtoReg_MEM
                                       RegWrite_WB
RegWrite_MEM
                                 Read_Data_WB[31..0]
Read_Data_MEM[31..0]
                                 ALU_Result_WB[31..0]
ALU_Result_MEM[31..0]
                              Write_Register_WB[4..0]
Write_Register_MEM[4..0]
                                 Instruction_WB[0..31]
Instruction_MEM[31..0]
```

// memory stage to write back stage pipeline, passing data on positive edge of global clock

```
module MEM WB Pipeline Stage(
                                   Clk,
                       input
                       input
                                   RegWrite_MEM,
                       input
                                   MemtoReg_MEM,
                       input [31:0] Read_Data_MEM,
```

```
input [31:0] ALU_Result_MEM,
input [4:0] Write_Register_MEM,
input [31:0] Instruction_MEM,
```

output reg RegWrite\_WB,
output reg MemtoReg\_WB,
output reg [31:0] Read\_Data\_WB,
output reg [31:0] ALU\_Result\_WB,
output reg [4:0] Write\_Register\_WB,

output reg [31:0] Instruction\_WB
);

## initial begin

RegWrite\_WB <= 0;

MemtoReg\_WB <= 0;

Read\_Data\_WB <= 32'd0;

ALU\_Result\_WB <= 32'd0;

Write\_Register\_WB <= 5'd0;

Instruction\_WB <= 32'd0;

end

## always@(posedge Clk) begin

RegWrite\_WB <= RegWrite\_MEM;

MemtoReg\_WB <= MemtoReg\_MEM;</pre>

Read\_Data\_WB <= Read\_Data\_MEM;

ALU\_Result\_WB <= ALU\_Result\_MEM;

Write\_Register\_WB <= Write\_Register\_MEM;

```
Instruction_WB <= Instruction_MEM;</pre>
       end //always
endmodule // MEM_WB_Pipeline_Stage
Write back stage
   WB_MemtoReg_Mux:WB_MemtoReg_Mux
   MemtoReg_WB
   ALU_Result_WB[31..0]
                            Write_Data_WB[31..0]
   Read_Data_WB[31..0]
// Choses which one of ALU Result WB and Read Data WB need to be writen back to register.
// When Write Data WB is high read data from memory is forwarded to the output.
// selection signe MemtoReg_WB is originally from ID_Control
module WB_MemtoReg_Mux(
                  input [31:0] ALU_Result_WB,
                  input [31:0] Read_Data_WB,
                  input
                               MemtoReg_WB,
                  output [31:0] Write_Data_WB
                  );
 assign Write_Data_WB = MemtoReg_WB ? Read_Data_WB : ALU_Result_WB;
endmodule // WB_MemtoReg_Mux
```

# 4. Hazard Handling Unit

Though pipelining increase the overall performance of the processor, it create hazards that have to be handled.

Three types of hazard:

- Structure hazard: attempt to use the same resource by two different instructions at the same time. This hazard is happening is our five stage pipelined mips.
- Data hazard:
  - Read After Write (RAW)
  - Mem to Mem copy
  - o Load use hazard
- Control hazard:
  - o Branch
  - o Jump

## • Inputs and outputs:

module Hazard\_Handling\_Unit(

input	[4:0]	IF_ID_Reg_Rs	5,
-------	-------	--------------	----

input [4:0] IF\_ID\_Reg\_Rt,

input ID\_Branch,

input ID\_EX\_MemRead,

input ID\_EX\_RegWrite,

input ID\_EX\_MEMtoReg,

input [4:0] ID\_EX\_Reg\_Rs,

input [4:0] ID\_EX\_Reg\_Rt,

input [4:0] ID\_EX\_Reg\_Rd,

input EX\_MEM\_RegWrite,

input EX\_MEM\_MemWrite,

input [4:0] EX\_MEM\_Reg\_Rs,

input [4:0] EX\_MEM\_Reg\_Rt,


input [4:0] EX\_MEM\_Reg\_Rd,

input MEM\_WB\_MemtoReg,

```
input
                            MEM_WB_RegWrite,
input [4:0]
                            MEM_WB_Reg_Rd,
input [4:0]
                            MEM_WB_Reg_Rt,
output [1:0]
                            ForwardA_EX,
output [1:0]
                            ForwardB_EX,
output
                            Forward_Mem_to_Mem,
output
                            PC_Enable,
output
                            IF_ID_Pipeline_Enable,
output
                            ID_Control_NOP,
output [1:0]
                            ID_Register_Write_to_Read,
output
                            ForwardC,
                            ForwardD
output
```

# • DATA HAZARD - Read After Write (RAW)

);



# 1. EX Forward Unit:

## 2. MEM Forward Unit:

```
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd != 0)
and (EX/MEM.RegisterRd != ID/EX.RegisterRs)
and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
     ForwardA = 01


if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd != 0)
and (EX/MEM.RegisterRd != ID/EX.RegisterRt)
and (MEM/WB.RegisterRd = ID/EX.RegisterRt)
ForwardB = 01
```

ForwardA\_EX and ForwardB\_EX: handles data hazard, they forwards ALU\_Result\_MEM to mux before ALU if needed, which controls the data been feed into ALU.

Verilog implement:

```
// DATA HAZARD
 wire Data Hazard temp 1;
 wire Data_Hazard_temp_2;
 wire Data Hazard temp 3;
 assign Data_Hazard_temp_1 = ( EX_MEM_RegWrite & (EX MEM Reg Rd != 5'd0) );
                                                                                             //common logic temp
assign Data_Hazard_temp_2 = ( MEM_WB_RegWrite & (MEM_WB_Reg Rd != 5'd0) );
                                                                                             //common logic temp
assign Data_Hazard_temp_3 = ( MEM_WB_MemtoReg & ID_EX_RegWrite & (MEM_WB_Reg Rt != 5'd0) ); //common logic temp
_assign ForwardA_EX = { ( Data_Hazard_temp_1 & (EX_MEM_Reg_Rd == ID_EX_Reg_Rs) ) //EX forward
                         ,(( Data Hazard temp 2 & (EX MEM Reg Rd != ID EX Reg Rs) & (MEM WB Reg Rd == ID EX Reg Rs) ) //MEM forward
                            | ( Data_Hazard_temp_3 & (MEM_WB_Reg_Rt == ID_EX_Reg_Rs) )
                     ) };
∃assign ForwardB EX = { ( Data Hazard temp 1 & (EX MEM Reg Rd == ID EX Reg Rt) ) //EX forward
                         ,( ( Data Hazard temp 2 & (EX MEM Reg Rd != ID EX Reg Rt) & (MEM WB Reg Rd == ID EX Reg Rt) ) //MEM forward
                            | ( Data Hazard temp 3 & (MEM WB Reg Rt == ID EX Reg Rt) )
                     ) };
```


- DATA HAZARD Mem to Mem copy
  - Forward\_Mem\_to\_Mem: handles mem to mem copy hazard, it forwards Read\_Data\_WB to Write\_Data\_MUX\_MEM if needed, which controls data been written to mem.



#### Verilog implement:

```
// MEM OT MEM COPY
assign Forward_Mem_to_Mem = ( (EX_MEM_Reg_Rt == MEM_WB_Reg_Rt) & MEM_WB_MemtoReg & EX_MEM_MemWrite );
```

DATA HAZARD – Load use hazard



- PC\_Enable, IF\_ID\_Pipeline\_Enable and ID\_Control\_NOP:
- these signals will stall PC and IF/ID pipeline, and simultaneously force a nop is ID\_Control signals
- > ID\_Register\_Write\_to\_Read: handles when the clock delay due to write register is not affordable,
- it forwards the Write\_Data\_WB(data will be written to register) to Read\_Data(read data from register) when needed.

## Verilog implement:

#### • Control Hazard – branch

```
// BRANCH HAZARD
assign ForwardC = ( ID_Branch & EX_MEM_RegWrite & (EX_MEM_Reg_Rd != 5'd0) & (EX_MEM_Reg_Rd == IF_ID_Reg_Rs) );
assign ForwardD = ( ID_Branch & EX_MEM_RegWrite & (EX_MEM_Reg_Rd != 5'd0) & (EX_MEM_Reg_Rd == IF_ID_Reg_Rt) );
endmodule // Hazard_Handling_Unit
```

# 5. Assembly code

Some register value is initialised to certain value to improved performance.

R0		<u>o</u>
R1		<u>1</u>
R2		<u>15</u>
R3		<u>14</u>
R4		<u>224</u>
R5	Matrix A_pos	<u>100</u>
R6	Matrix B_pos	<u>400</u>
R7	Matrix C_pos	<u>700</u>
R8	temp	
R9		
R10	data A	
R11	data B	
R12	mul result	
R13	mul result adder	
R14	k	
R15	d	
R16	С	
R17		400
R18		
R19		
R20		
R21		

Both input matrix A, matrix B and result matrix C are stored in memory in column increment method.

# Assembly code:


multi:	@4
lw \$10,0(\$5)	8caa0000
lw \$11,0(\$6)	8ccb0000
mul \$12,\$10,\$11	014b6021
add \$13,\$12,\$13	018d6820
add \$5,\$1,\$5	00252820
add \$6,\$2,\$6	00463020
add \$14,\$1,\$14	002e7020
beq \$14,\$2,4	11c20001
j multi	08000001
j switch_d	08000020

switch_d:	@0x80
sw \$13,0(\$7)	aced0000
add \$7,\$1,\$7	00273820
sub \$5,\$5,\$2	00a22822
sub \$6,\$6,\$4	00c43022
and \$13,\$0,\$0	00006824
and \$14,\$0,\$14	000e7024
add \$15,\$1,\$15	002f7820
beq \$15,\$2,4	11e20001
j multi	08000001
j switch_c	08000030

switch_c:	@0xC0
add \$16,\$1,\$16	00308020
add \$5,\$2,\$5	00452820
and \$6,\$17,\$17	02313024
and \$15,\$0,\$0	00007824
beq \$16,\$2,4	12020001
j multi	08000001
j exit	080000FF
exit:	@FF
beq \$0,\$0,-4	1000fffe

# 6. Result

#### **Fmax**



Slo	Slow Model Fmax Summary			
	Fmax	Restricted Fmax	Clock Name	Note
1	71.56 MHz	71.56 MHz	clock1	

## **Total Clock Cycle**

Number of clock cycle required:

= multiply + switch + jump

= 11x3375 + (15\*7 + 10\*225) + (15+ 225)

= 39720

## Critical path

Slow Model Setup: 'clock1'				
Slad	From Node	To Node	Data Delay	
1 66.0	25 ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage  Instruction_EX[20]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage ALU_Result_MEM[31]	13.982	
2 66.1	12 ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage  Instruction_EX[20]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage ALU_Result_MEM[28]	13.897	
66.1	ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage  Instruction_EX[20]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage ALU_Result_MEM[27]	13.860	
66.2	8 ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage  Instruction_EX[20]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage ALU_Result_MEM[30]	13.838	
66.3	9 MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage  Instruction_WB[14]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage ALU_Result_MEM[31]	13.688	
66.3	70 MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage Instruction_WB[16]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage ALU_Result_MEM[31]	13.639	
66.4	MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage Instruction_WB[14]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage ALU_Result_MEM[28]	13.603	
66.4	ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage  Instruction_EX[18]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage ALU_Result_MEM[31]	13.592	
66.4	MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage Instruction_WB[14]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage ALU_Result_MEM[27]	13.566	
10 66.4	7 MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage  Instruction_WB[16]	EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage   ALU_Result_MEM[28]	13.554	

# 7. Discussion

## Optimisation done:

- By using the DE-2 FPGA embedded multiplier, the multiplication process speed in improved comparing to implement by logics.
- Since we assume result matrix elements will not exceed 32 bits, there is no need to store the multiplication result in upper and lower 32 bits.
- Data forwarding is used to solve hazards, instead of using stall. It improves the overall performance.

## Drawback and improvement:

- The overall clock cycles used is relatively higher than expected. Implementing the branch and jump prediction will reduce stall after branch or jump.
- Register and instruction cache can shorten the acquire time, hence improve overall performance.

# Appendix – instruction memory, register, data memory initialise file Instruction memory

@4 //multi: 8caa0000 //lw \$10,0(\$5) 8ccb0000 //lw \$11,0(\$6) 014b6021 //mul \$12,\$10,\$11 //add \$13,\$12,\$13 018d6820 //add \$5,\$1,\$5 //add \$6,\$2,\$6 

```
//add $14,$1,$14
002e7020
0
0
0
11c20001
             //beq $14,$2,4
0
0
0
             //j multi
08000001
0
0
0
             //j switch_d
08000020
@80
     // switch_d:
             //sw $13,0($7)
aced0000
0
0
0
             //add $7,$1,$7
00273820
0
0
0
             //sub $5,$5,$2
00a22822
0
0
0
             //sub $6,$6,$4
00c43022
0
0
0
```

```
//and $13,$0,$0
00006824
0
0
0
             //and $14,$0,$14
000e7024
0
0
0
             //add $15,$1,$15
002f7820
0
0
0
             //beq $15,$2,4
11e20001
0
0
0
             //j multi
08000001
0
0
0
             //j switch_c
08000030
@CO //switch_c:
             //add $16,$1,$16
00308020
0
0
0
             //add $5,$2,$5
00452820
0
0
```

//and \$6,\$17,\$17 //and \$15,\$0,\$0 //beq \$16,\$2,4 //j multi //j exit 080000FF @FF //exit: //beq \$0,\$0,-4 1000fffe

# Register

0

- 1 //r1 1
- F //r2 15
- E //r3 14
- E0 //r4 224
- 64 //r5 matrixA pos
- 190 //r6 matrixB pos

2BC //r7 matrixC pos

- 0 //r8 temp
- 0 //r9
- 0 //r10dataA
- 0 //r11dataB
- 0 //r12mul result
- 0 //r13mul result adder
- 0 //r14 k
- 0 //r15 d
- 0 //r16 c
- 190 //r17 400

# **Data Memory**

@64 //100

Α8

19A

1F0

79

FFFFFE78

FFFFF92

FFFFFE98

1A2

10C

FFFFFE44

11F

FFFFFEC8

FFFFFE21

FFFFFAF

30

159

163

5C

112

FFFFFD0

12E

CA

FFFFFEA9

FFFFEDB

D2

14C

FFFFFF31

E6

FFFFFEF0

FFFFFF24

102

1E8

FFFFF80

FFFFFD4

FFFFEBA

FFFFFEA9

FFFFFE1E

FFFFFE51

24

180

Student ID: 23456434

Student ID: 23456434

F1

1E7

FFFFF69

1D3

FFFFFE63

FFFFF09

FFFFF61

FFFFFE17

E7

FFFFFE45

DE

**FFFFFEC** 

9

FFFFFE39

FFFFFF1C

12C

FFFFFEA9

90

FFFFF7C

153

1C9

FFFFFF1C

FFFFFEA3

FFFFFE6D

123

FFFFE50

B5

FFFFE5F

FFFFFB9

C5

FFFFF9E

Student ID: 23456434

11C

116

FFFFFF7

FFFFFF42

163

FFFFFF44

6

FFFFFC1

135

FFFFF93

FFFFF9C

FFFFFC0

FFFFFEC3

FFFFFE8E

FFFFFE85

FFFFF5D

B5

FFFFFF11

65

15E

FFFFF58

126

3A

**FFFFFDA** 

143

FFFFFE9D

FFFFF3F

FFFFF4F

FFFFFF7F

FFFFFEA3

FFFFFE5

Student ID: 23456434

FFFFFFF1

4E

FFFFFE0

11B

31

10C

16C

168

1E

3E

FFFFFF84

1C0

157

144

FFFFFE66

13F

14

A2

FFFFFE5

FFFFFF24

1BC

1A5

80

1CA

1CC

1FB

163

C8

FFFFFE1F

FFFFFE3D

FFFFFE4D

Student ID: 23456434

1EA

FFFFF0B

167

1A9

12E

FFFFF67

FFFFFEB8

FFFFFF44

1D6

17A

FFFFF07

**C7** 

2D

172

FFFFFE1D

Α4

FFFFF23

1B7

ΑE

FFFFFD1

FFFFF7D

FFFFFE1E

50

1F5

1CA

FFFFFF82

169

14B

FFFFFE48

FFFFFBB

Student ID: 23456434

**C**3

FFFFFE18

124

FFFFF60

FFFFFE68

FFFFFE84

FFFFFEC2

158

FFFFF04

EF

FFFFF2D

1CB

187

FFFFFE92

FFFFE59

1E4

EΑ

**FFFFFEBB** 

FFFFFE88

Α1

FFFFFF43

FFFFFF91

9D

FFFFFE31

120

9A

FFFFFD7

FFFFF93

13B

FFFFFB1

FFFFFF21

Student ID: 23456434

**FFFFFDD** 

FFFFFE90

3E

FFFFFEE0

ED

1FE

17A

153

FFFFFE0B

FFFFFF31

FFFFFE47

FFFFFC2

FFFFFE01

FFFFFE2A

16A

5D

FFFFFE39

FFFFED4

177

117

FFFFF5F

174

C1

FFFFFEE3

1C7

16

FFFFF67

FFFFFE62

@190 //400

ED

A2

FFFFFE01

FFFFFEE1

FFFFFEA6

FFFFF3C

1C1

FFFFF92

73

FFFFEBD

FFFFFE4D

23

FFFFFF18

18F

5

BB

FFFFFEB5

В8

FFFFFF46

FFFFFB0

1E5

FFFFE3B

FFFFFD9

100

24

**FFFFFEAE** 

12C

FFFFF6E

FFFFFF74

Student ID: 23456434

FFFFFE3E

94

FFFFFF21

FFFFFEE0

173

173

FFFFFFF

F3

52

4B

ВО

58

11F

121

FFFFFE46

В4

FFFFFE24

149

FFFFFE1C

Α0

7A

FFFFFF80

180

1FA

6B

5C

186

FFFFFEC1

FFFFF50

FFFFFEA7

FFFFF3A

Student ID: 23456434

121

FFFFF2D

В8

1D9

184

FFFFFA7

1E5

FFFFFEA9

FFFFFE29

ΑB

FFFFFC5

FFFFFA0

FFFFFEA0

Α

FFFFF64

FFFFFE01

FFFFFF8F

FFFFF25

FFFFF95

FFFFF3A

FFFFFEA9

E5

D5

FFFFFF14

FFFFFCD

FFFFFE5F

**C**6

F5

2A

E7

FFFFFF89

Student ID: 23456434

1CD

FFFFFE1F

FFFFFA5

81

1C4

7D

**FFFFFEAA** 

FFFFEB7

12A

1B7

151

86

Α

FFFFFE6D

ВО

157

FFFFF23

11D

89

FFFFFE83

15E

FFFFFE51

1C

FFFFFD2

**FFFFFAC** 

2F

66

FFFFFE7C

FFFFF02

FFFFFE28

18F

Student ID: 23456434

FFFFFE73

19B

FFFFFF34

105

FFFFF83

89

F0

193

1B

1A6

FFFFFEF6

FFFFFE9F

FFFFFC1

FFFFFBD

1BA

FFFFFE49

ΑD

54

8F

198

34

1AB

FFFFFE4A

C3

1AB

FFFFFF21

FFFFFA2

59

FFFFFEB2

FFFFFE84

Student ID: 23456434

**FFFFFEAF** 

FFFFFE6E

FFFFFF39

127

116

FFFFFE1F

A8

FFFFFE37

79

131

**C6** 

FFFFF3A

55

FFFFF64

**FFFFFE0B** 

FFFFFF47

131

FFFFFE76

1A2

FFFFFE38

14B

13C

FFFFF5C

1A4

59

11F

FFFFFBD

FFFFFEC3

DA

15F

FFFFFF15

Student ID: 23456434

180

1D2

FFFFFAF

FFFFFE2F

163

FFFFFF48

12B

193

FFFFFF34

8B

FFFFF3D

FFFFF88

80

FFFFFE43

**FFFFFEEC** 

97

14B

FFFFFE48

54

FFFFFE0

24

FFFFFE06

FFFFF61

FFFFF2F

53

1A9

187

155

FFFFFEF

CF

FFFFFE38

FFFFE9B

1A1

10C

FFFFFF7B

176

FFFFFE37

1FC

FFFFFEE6

1E6