MIPS Reference Data

1

CORE INSTRUCTI	ON SE	Т					OPCODE
		FOR-				1	FUNCT
NAME, MNEMO		MAT		ATION (in Ve			(Hex)
Add	add	R	R[rd] = R[rs]				0 / 20 _{hex}
Add Immediate	addi	1		+ SignExtImr			8 _{hex}
Add Imm, Unsigned	addiu	1	R[rt] = R[rs]	+ SignExtlmr	n ((2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs]	+ R[n]			0 / 21 _{hex}
And	and	R	R[rd] = R[rs]	& R[rt]			0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs]	& ZeroExtIm	m ((3)	chex
Branch On Equal	beq	t	if(R[rs]==R[: PC=PC+4+	rt]) BranchAddr	(4)	4 _{hex}
Branch On Not Equa	lbne	I	if(R[rs]!=R[r PC=PC+4+	t]) BranchAddr	((4)	5 _{hex}
Jump	j	J	PC=JumpAd	dr	((5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+8	;PC=JumpAd	dr ((5)	3 _{hex}
Jump Register	jr	R	PC=R[rs]				0 / 08 _{hex}
		4	R[rt]={24'b0	,M[R[rs]			24 _{hex}
Load Byte Unsigned	lbu	1		ExtImm](7:0)} ((2)	Z-Thex
Load Halfword Unsigned	lhu	I	R[rt]={16'b0 +Sign	,M[R[rs] :ExtImm](15:	0)} ((2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs]+SignExtIr	nm] (2	,7)	30 _{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imrt$	i, 16'b0}			f_{hex}
Load Word	1w	I	R[rt] = M[R[rs]+SignExtlr	nm]	(2)	23 _{hex}
Nor	nor	R	$R[rd] = \sim (R$	[rs] R[rt])			0 / 27 _{hex}
Or	or	R	R[rd] = R[rs]				0 / 25 _{hex}
Or Immediate	ori	I		ZeroExtImn	1 ((3)	d _{hex}
Set Less Than	slt	R		s] < R[rt]) ? 1		(-)	0 / 2a _{hex}
Set Less Than Imm.	slti	I] < SignExtIm		(2)	a _{hex}
Set Less Than Imm.	2161] < SignExtIm		(-)	
Unsigned	sltiu			? 1 : 0	(2	,6)	b _{hex} 0 / 2b _{hex}
Set Loss Than Unsig		R		s] < R[rt]) ? 1	:0	(0)	
Shift Left Logical	sll	R	R[rd] = R[rt]				0 / 00 _{hex}
Shift Right Logical	srl	R	R[rd] = R[rt]				0/02 _{hex}
Store Byte	sb	I	.00	nExtImm](7:0 R[rt](7:0))	(2)	28 _{hex}
Store Conditional	90	I		nExt[mm] =]] = (atomic) ?		,7)	38 _{hex}
Store Halfword	sh	I	M[R[rs]+Sig	nExtImm](15 R[rt]((2)	29 _{hex}
Store Word	sw	1	M[R[rs]+Sig	mExtImm] = 1	R[rt]	(2)	2bhex
Subtract	sub	R	R[rd] = R[rs]] - R[rt]		(1)	0 / 22 _{hex}
Subtract Unsigned	subu	R	R[rd] = R[rs]] - R[rt]			0 / 23 _{hex}
-			se overflow e				
				nmediate[15]		ate	}
				b'0}, immedi nmediate[15]}		ite.	2'60}
	(5) Ju	mpAd	$dr = \{PC+4$	[31:28], addr	ess, 2'b0 }		
	(6) O _I	erand	s considered i	insigned num	bers (vs. 2	l's c	comp.)
				R[rt] = 1 if pair	r atomic, t	<i>)</i> [[not atomic
BASIC INSTRUCT	-1-		1	, ,	_	-	c . 1
R opcode	_	rs	t	rd	shamt	5	funct
I opcode	26 25	rs	1 20 16	15 11 10	immediate		
opcode	36.25			15	mmediali	_	0

ARITHMETIC CO	RE INS	TRU		OPCODE / FMT /FT
		FOR-		/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION	(Hex)
Branch On FP True	bclt	Fl	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bclf	Fl	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])?1:0	11/10//y
FP Compare Double	cx,d*	FR	FPcond = $({F[fs],F[fs+1]}) op$ ${F[ft],F[ft+1]}) ? 1 : 0$	11/11//y
* (x is eq, lt, 0	rle) (d	p is	==, <, or <=) (y is 32, 3c, or 3c)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.s		$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} -$	
Double	b.due	FR	$\{F[n],F[n+1]\} = \{F[n],F[n+1]\}$	[1/11//1
Load FP Single	lwc1	Ţ	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP Double	ldcl	I	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4]	35//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0/~-/0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith.	sra	R	R[rd] = R[rt] >> shamt	0//-3
Store FP Single	swc1	Ì	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP Double	sdcl	I	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImin+4] = F[rt+1]	3d//

FLOATING-POINT INSTRUCTION FORMATS

FR	opco	de	fmt		ft		fs	fd		funct
FI	10	26.2	5	21 20	16	15	11	10	6.5	0
	opcode f		fmt	t ft		immediate				
	31	26 2	5	21 20	16	15				0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	11	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Årguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$18-\$19	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kemel	Ño
Sgp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$ſp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

31 26 25
© 2014 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 5th ed.

address

	DES, BAS			Oit.	LOOK !					
	(I) MIPS				Deci-		ASCII	Deci-	Hexa-	
opcode	funct	funct	B	inary	mal	deci-	Char-	mal	deci-	Char-
(31:26)	(5:0)	(5:0)	J.			mal	acter		mal	acter
(1)	sll	add.		0000	Ö	0	NUL	64	40	@
		sub.		0001	1	1	SOH	65	41	Α
j	srl	mul.f		0010	2	2	STX	66	42	В
jal	sra	div.f		0011	3	3	ETX	67	43	С
beq	sllv	sqrt.		0100	4	4	EOT	68	44	D
bne		abs.f		0101	5	5	ENQ	69	45	E
blez	srlv	mov.		0110	6	6	ACK	70	46	F
bgtz	srav	neg./		0111	7	7	BEL	71	47	G
addi	jr			1000	8	8	BS	72	48	H
addiu	jalr			1001	9	9	TH	73	49	I
slti	movz			1010	10	a	LF	74	4a	J
sltlu	movn			1011	11	ь	VT	75 76	4b	K
andi ori	syscall break	round.w.f		1101	13	C	FF CR	77	4c 4d	L
xori	break	trunc.w.f		1110	14	d	SO	78	4a 4e	M N
lui	sync	ceil.w.f floor.w.f		1111	15	e f	SI	79	46 4f	O
Tul	mfhi	11001.w.j		0000	16	10	DLE	80	50	P
(2)	mthi			1000	17	11	DCI	81	51	Q
(2)	mflo	movz.f		0010	18	12	DC2	82	52	Ř
	mtlo	movn.		0011	19	13	DC3	83	53	S
	MCIO	movin,		0100	20	14	DC4	84	54	T
				0101	21	15	NAK	85	55	Ū
				0110	22	16	SYN	86	56	v
				0111	23	17	ETB	87	57	w
	mult			1000	24	18	CAN	88	58	X
	multu			1001	25	19	EM	89	59	Y
	div			1010	26	la	SUB	90	5a	Z
	divu			1011	27	16	ESC	91	5b	
			01	1100	28	lc	FS	92	5c	-
		The state of the s		1101	29	1d	GS	93	5đ	Ì
			10	1110	30	le	RS	94	5e	۸
				1111	31	11	US	95	5f	-
Ib	add	cvt.s.		0000	32	20	Space	96	60	7
lh	addu	cvt.df		0001	33	21	!	97	61	а
lwl	sub			0010	34	22		98	62	ь
lw	aubu			0011	35	23	#	99	63	c
Ibu	and	cvt.w/		0100	36	24	\$	100	64	d
lhu	or			0101	37	25	%	101	65	e
lwr	xor			0110	38	26	&	102	66	f
	nor			0111	39	27		103	67	g
ab				1000	40	28	(104	68	h
sh				1001	41	29)	105	69	į
swl	slt			1010	42 43	2a		106	6a	j
SW	sltu			1011	43	2b	+	107	6b	k
				1100	45	2c	2.	108	6c	1
swr				1101 1110	46	2d 2e	-	109 110	6d	m
cache				1111	47	2f	i	111	6e 6f	n
II	tge	c.f.f		0000	48	30	ó	112	70	0
lwc1	tgeu	c.un.f		0001	49	31	ĭ	113	71	P
lwc2	tlt	c.eq.f		0010	50	32	2	114	72	q T
pref	tltu	c.ueq./		0011	51	33	3	115	73	
PIGI	teq	c.olt./		0100	52	34	4	116	74	S t
ldcl	4	c.ult.f		0101	53	35	5	117	75	u
ldc2	tne	c.ole.f		0110	54	36	6	118	76	v
		c.ule.		0111	55	37	7	119	77	w
sc		c.sf./		1000	56	38	8	120	78	X
swc1		c.ngle.f		1001	57	39	9	121	79	ý
swc2		c.seq.		1010	58	3a	:	122	7a	y Z
		c.ngl./		1011	59	3b		123	7b	{
		c.lt./		1100	60	3¢	<	124	7c	-
sdc1		c.nge.		1101	61	3d	=	125	7d	}
sdc2		c.le.		1110	62	3e	>	126	7e	~
		c.nqt.		1111	63	3f	7	127	7f	DEL


(2) opcode(31:26) = 0 (2) opcode(31:26) = 17_{ten} (11_{hex}); if fint(25:21)== 16_{len} (10_{hex})f= s (single); if fint(25:21)== 17_{ten} (11_{hex})f= d (double)


IEEE 754 FLOATING-POINT STANDARD

(-1)^S × (1 + Fraction) × 2^(Exponent - Bias) where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

(4)






DATA ALIGNMENT

		.70	Doub	ole Word	i					
	Wo	rd		Word						
Half	word	vord Halfword Halfword Halfw			word					
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte			

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES

	PREPLY	SAMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOI
101	Kile-	ĸ	2"	Mis.	KI	1011	Peta-	(F)	210	Pebl-	n
104	Mega-	, M	2=	Mebl+	MI	1014	Ecs-		200	Rabi-	n
LOP	Glas-	6	219	Gibi-	GI .	1021	Zetra-	- 2	214	Zebi-	21
1012	Term-	T	211	Tehl-	n.	1014	Yotta-	:Y	2 ^m	Yabi-	YI.