




# 1-bit half adder

A	B	(A+B)	A AND B	A XOR B
0	0	0	0	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	0



## 1 bit full adder



$$\text{Carry} = AB + BC + AC \quad \text{Sum} = A \oplus B \oplus C$$

Gate Transistor Cost , finding best design

NOT	2	Gen: $(n-1)$ mosfets for $n$
NAND , NOR	4	bit input
AND , OR	6	$n - \text{AND} = (n-1) \text{NAND} + \text{NOT}$
XOR , XNOR	12	$n - \text{OR} = (n-1) \text{OR} \dots$

Design cost  $\Rightarrow$

$$AB + BC + AC$$

D-cost  $\Rightarrow 3 \times OR$

3 AND + 1 OR

$$3 \cdot 12 = 36 T$$



$$\Rightarrow 3 \cdot 6 + 2 \cdot 6 = 30 T$$

⑩  $AB + C(A \oplus B)$


2 AND + 1 OR + 1 XOR

$$2 \cdot 6 + 6 + 12 = 30 T$$


$$\text{Final} = 36 + 30 = 66 T$$



AND





OR





xOR

Designing AB + BC + AC, Carry



Simulation for Carry

Designing Sum = A ⊕ B ⊕ C



Simulation of sum

Current implementation adds two 1-bits.

Scaling to 8-bit full-adder

Assume 1 bit full adder as black box


A is an 8-bit input  $A[7:0]$

B is an 8-bit input  $B[7:0]$

$A+B = S$ , a 8-bit output,  $S[7:0]$

C is a carry, 1 bit,

$[C_8 = C_{\text{final}} = 1 \text{ if overflow else } 0]$  \*\* will address later



Currently, ADD is the only operation.

Improving to support subtraction SUB

By def, given ADD A B  $\Rightarrow A+B$   
SUB A B  $\Rightarrow A+(-B)$

\* Ignore storage register specs in assembly.

Since A & B are in 2's complement, SUB implements

Given  $B$ ,  $-B \Rightarrow \text{NOT}(B) + 1$ ,  $B$  is 8-bit

Demo,  $B = 00011011$

$$\begin{array}{r} \text{NOT } B = 11100100 \\ - B = 11100101 \end{array} \quad \begin{array}{l} \text{+1} \\ \curvearrowleft \end{array}$$

→ ALU must know when to add / subtract.

A control line is created.

In current implementation, only 2 operations are supported \* will be improved to support MUL (multiplication) and DIV (divide)


Also, same ALU will handle logical operations, not to be deficient in control signal bits,

I implement 4 bit CS.

$2^4 = 16$  possible operations, easily scalable

I'll continue however by building sub hardware and defining output by a selector mux

## Logic with Control signal



### Logic

Control line if 1 will supply adder with 1 to add, which completes 2's complement

$\Rightarrow$  Given  $A - B$

The sub first  $\text{NOT}(B)$  while control adds 1 to complete final 2's comp negation of B

### Cons of Design

It requires at least 8 of 3 input AND gates and 8 input OR gates and not gates.

$$\sim 2 \cdot 8 \cdot 6T + (8-1) \cdot 6$$

$$(16 + 7) \cdot 6T = \sim 138T \text{ excluding NOT gates}$$

## Different approach

Instead of dedicated mux for sub, instead, I'll implement the logic circuit switched by the control signals that allows using  $\text{NOT}$  operations to handle subtraction

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

After carefully examining the XOR operation, perhaps a logic that I found very "*beautiful*"  
Assume the control signal instead is


$$\text{ADD} = 0000000000$$

$$\text{SUB} = 1111111111$$

where B is always passed through an XOR  
with that given  $B \oplus \text{ADD} = B$   
 $B \oplus \text{SUB} = B'$  and the  
SUB control (1 bit) feeds the ALU to complete  $B \rightarrow -B$

Advantage ; 8 bit XOR  $\Rightarrow 8 \cdot 12 = 96T$   
 $96T < 138T$

### Logic with XOR design



D is a black box that given CT. Sig in 4 bits, sends 1 bit to adder , and sends 8 bit of 1s or 0s to XOR . Note its 1 bit extended by 1s or 0s given operation.

With the growing operations, it is obvious a control unit is needed with its decoder to process for the diff operators.

# Building Control Unit