



1 - bit half adder

A	B	(A+B)	A AND B	A XOR B
0	0	0 0	0	0
0	1	0 1	0	1
1	0	0 1	0	1
1	1	1 0	1	0

Diagram illustrating the carry and output for the 1-bit half adder:

The carry is 1 (blue line) and the output is 0 (purple line) for the case where A=1 and B=1.



1 bit full adder

A	B	Cin	A+B+Cin	<u>k-map</u>		<u>k-map</u>	
0	0	0	0 0	Cin	B[1]	Cin	B[0]
0	0	1	0 1				
0	1	0	0 1				
0	1	1	1 0				
1	0	0	0 1	1	1	1	1
1	0	1	1 0	1	0	0	1
1	1	0	1 0	AB + AC + BC		$\bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}B\bar{C}$	
1	1	1	1 1				
			$\downarrow \quad \downarrow$			+ ABC	
			B[1] B[0]			= A ⊕ B ⊕ C	

Carry = AB + BC + AC

Sum = A ⊕ B ⊕ C

Gate

Transistor Cost , Finding best design

NOT

2

Gen: (n-1) mosfets for n

NAND , NOR

4

bit input

AND , OR

6

n- AND = (n-1) NAND + NOT

XOR , XNOR

12

n- OR = (n-1) OR

Design cost \Rightarrow $AB + BC + AC$

D. cost \Rightarrow 3 XOR

3 AND + 1 OR

$$\Rightarrow 3 \cdot 6 + 2 \cdot 6 = 30T$$



$$3 \cdot 12 = 36T$$

⑤ $AB + C(A \oplus B)$


2 AND + 1 OR + 1 XOR

$$2 \cdot 6 + 6 + 12 = 30T$$


$$\text{Final} = 36 + 30 = 66T$$



AND





OR





XOR

Designing $AB + BC + AC$, Carry



Simulation for Carry

Designing Sum = $A \oplus B \oplus C$



Simulation of sum

Current implementation adds two 1-bits.

Scaling to 8-bit full-adder

Assume 1-bit full adder as black box


A is an 8-bit input $A[7:0]$

B is an 8-bit input $B[7:0]$

$A+B = S$, a 8-bit output, $S[7:0]$

C is a carry, 1 bit,

$[C_8 = C_{\text{final}} = 1 \text{ if overflow else } 0]$ ** will address later



Currently, ADD is the only operation.

Improving to support subtraction SUB

By def, given $\text{ADD } A \ B \Rightarrow A + B$

$\text{SUB } A \ B \Rightarrow A + (-B)$

* Ignore storage register specs in assembly.

Since A & B are in 2's complement, SUB implements

Given B , $-B \Rightarrow \text{NOT}(B) + 1$, B is 8-bit

Demo, $B = 00011011$

$\text{NOT } B = 11100100$

$-B = 11100101$

$\rightarrow +1$

\rightarrow ALU must know when to add / subtract.

A control line is created.


In current implementation, only 2 operations are supported * will be improved to support MUL (multiplication) and DIV (divide)

Also, same ALU will handle logical operations, not to be deficient in control signal bits, I implement 4 bit CS.

$2^4 = 16$ possible operations, easily scalable

I'll continue however by building sub hardware and defining output by a selector mux

Logic with control signal



Logic

Control line if 1 will supply adder with 1 to add, which completes 2's complement
⇒ Given $A - B$

The SUB first NOT(B) while control adds 1 to complete final 2's comp negation of B

Cons of Design

It requires at least 8 of 3 input AND gates and 8 input OR gates and not gates.

$$\sim 2 \cdot 8 \cdot 6T + (8-1) \cdot 6$$

$$(16 + 7) \cdot 6T = \sim 138T \text{ excluding NOT gates}$$

Different approach

Instead of dedicated mux for sub, instead, will implement the logic circuit switched by the control signals that allows using **NOT** operations to handle subtraction

A	B	A XOR B
0	0	0
0	1	1
1	0	1
1	1	0

After carefully examining the XOR operation, perhaps a logic that I found very "**beautiful**"
Assume the control signal instead is

ADD = 00000000

SUB = 11111111


where B is always passed through an XOR with that given $B \oplus \text{ADD} = B$

$B \oplus \text{SUB} = B'$ and the

SUB control (**1bit**) feeds the ALU to complete $B \rightarrow -B$

Advantage ; 8 bit XOR $\Rightarrow 8 \cdot 12 = 96T$
 $96T < 138T$

Logic with XOR design



D is a blackbox that given CT. Sig in 4 bits, sends 1 bit to adder, and sends 8 bit of 1s or 0s to XOR. Note its 1 bit extended by 1s or 0s given operation.

With the growing operations, it is obvious a control unit is needed with its decoder to process for the diff operators.

Building Control Unit