

Tyrone Marhguy

Computer Engineering — Computer Architecture / RTL / FPGA / ASIC / Verification

+1 (267)-320-2734 | tmarhguy@seas.upenn.edu | tmarhguy.com | linkedin.com/in/tmarhguy | github.com/tmarhguy

EDUCATION

University of Pennsylvania

B.S.E. Computer Engineering

Philadelphia, PA

Aug. 2024 – May 2028

- **Coursework:** Computer Organization & Design, VLSI Fundamentals, Digital Logic, Embedded Systems, Data Structures & Algorithms

EXPERIENCE

Hardware Research Engineer

Fluid Silicon

Aug. 2026 – Present

Philadelphia, PA

- Automated **floorplanning, P&R, PPA extraction, timing constraints, and synthesis-to-layout handoff** in **Tcl/Python**; built parsers that improved utilization models by **15%**.

Hardware & Firmware Engineer

Vero Electric

May 2026 – Aug. 2026

Philadelphia, PA

- Developed **embedded C/C++** fault-detection firmware and a **BQ79616 16-channel battery-monitoring front end** for a **240 kWh / 120 kW** system; closed PCB ERC with **0 errors** and debugged bring-up with lab instruments.

SELECTED HARDWARE PROJECTS

Tomato - Custom 32-bit Polymorphic CPU | [Website](#) | [GitHub](#)

2026 – Present

- Architected a custom **32-bit CPU** around a programmable Dual-LUT3 datapath (**524,288 ALU opcodes**), **32,768×32-bit 3R1W register file**, and 512-row ISA ROM; deployed on Artix-7 with a Python assembler and ~2.3K-line assembly OS driving HDMI.
- Verified the ALU against **130B Verilator vectors** and formally proved 1/8/32-bit implementations; Sky130 synthesis showed a Kogge–Stone carry variant **1.27× faster and 28% smaller** than ripple.

Low-Latency FPGA Networking & NASDAQ ITCH | [UDP/IP](#) | [ITCH](#)

2026

- Built a 15-file **SystemVerilog RMII/MAC/IPv4/UDP stack** with 50/100 MHz CDC; closed at **100 MHz** (WNS +1.985 ns) in **756 LUTs / 599 FFs**, with **20 ns** simulated payload latency.
- Designed an RTL **NASDAQ ITCH parser + 512-slot BRAM order book**: 30 ns parsing and **60 ns Add-to-BBO**; a Python/cocotb golden model drove a **10M-message Verilator regression with zero BBO mismatches**.

64-bit RISC-V CPU Core (IronCore) | [GitHub](#) | FPGA

2025 – 2026

- Designed an **RV64IM 5-stage pipeline** with forwarding, hazard detection, and 2-bit branch prediction; achieved **96% ISA compliance** and deployed on Artix-7 at **100 MHz** with a UART bootloader running bare-metal C.

BFLOAT16 MAC - Sky130 ML Datapath | [GitHub](#)

2025 – 2026

- Designed a **BF16 multiply → FP32 accumulate** pipeline targeting **50 MHz on Sky130**; verified 1,000 randomized cocotb vectors against a Python golden model and built the **LibreLane/OpenLane RTL-to-GDSII** flow.

16×4 Full-Custom SRAM - 22 nm HP | [Portfolio](#)

2026

- Designed transistor-level **6T SRAM** with a clocked **StrongARM sense amplifier**; automated NGSpice timing sweeps and achieved simulated functional readback to **4.571 GHz**.

OPEN-SOURCE EDA

OpenROAD, Verilator, LibreLane, OpenFPGA | C++ / Python / EDA Infrastructure

2026

- Merged upstream C++/Python fixes to production EDA tools: repaired an **OpenROAD LEF58/ODB parser**, corrected **Verilator** Linux peak-memory accounting, and restored **LibreLane/Yosys** compatibility/reporting; LibreLane fixes shipped in releases.

TECHNICAL SKILLS

Architecture / RTL: SystemVerilog/Verilog, VHDL, CPU/SoC microarchitecture, pipelining, ISA/datapath design, memory systems, CDC

Verification / Implementation: UVM, SVA, cocotb, formal, Verilator; Vivado, Yosys, OpenROAD, LibreLane/OpenLane, Sky130, synthesis, STA, P&R, DRC/LVS, SPICE

Programming / Interfaces: Python, C/C++, Embedded C, Tcl, Bash, Linux; Ethernet/RMII/IPv4/UDP, UART, SPI, I²C