

NTE4006B Integrated Circuit CMOS, 18-Stage Static Shift Register

Description:

The NTE4006B is a shift register in a 14–Lead DIP type package and is comprised of four separate shift register sections sharing a common clock: two sections have four stages, and two sections have five stages with an output tap on both the fourth and fifth stages. This makes it possible to obtain a shift register of 4, 5, 8, 9, 10, 12, 13, 14, 16, 17, or 18 bits by appropriate selection of inputs and outputs. This part is particularly useful in serial shift registers and time delay circuits.

Features:

- Output Transitions Occur on the Falling Edge of the Clock Pulse
- Supply Voltage Range: 3Vdc to 18Vdc
- Can be Cascaded to Provide Longer Shift Register Lengths
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range

Note 1. Maximum Ratings are those values beyond which damage to the device may occur.

Electrical Characteristics: (Voltages referenced to V_{SS} , Note 2)

		V	-55	−55°C +25°C			+12	5°C		
Parameter	Symbol	V _{DD} Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	V _{OL}	5.0	_	0.05	_	0	0.05	_	0.05	Vdc
$V_{in} = V_{DD}$ or 0		10	-	0.05	-	0	0.05	-	0.05	Vdc
		15	-	0.05	_	0	0.05	-	0.05	Vdc
"1" Level	V _{OH}	5.0	4.95	_	4.95	5.0	_	4.95	-	Vdc
$V_{in} = 0$ or V_{DD}		10	9.95	_	9.95	10	_	9.95	-	Vdc
		15	14.95	_	14.95	15	_	14.95	_	Vdc
Input Voltage "0" Level $(V_O = 4.5 \text{ or } 0.5 \text{Vdc})$	V _{IL}	5.0	_	1.5	-	2.25	1.5	_	1.5	Vdc
(V _O = 9.0 or 1.0Vdc)		10	_	3.0	_	4.50	3.0	_	3.0	Vdc
(V _O = 13.5 or 1.5Vdc)		15	_	4.0	_	6.75	4.0	-	4.0	Vdc
"1" Level (V _O = 0.5 or 4.5Vdc)	V _{IH}	5.0	3.5	-	3.5	2.75	-	3.5	_	Vdc
(V _O = 1.0 or 9.0Vdc)		10	7.0	_	7.0	5.50	_	7.0	_	Vdc
(V _O = 1.5 or 13.5Vdc)		15	11.0	_	11.0	8.25	_	11.0	_	Vdc
Output Drive Current Source (V _{OH} = 2.5Vdc)	I _{OH}	5.0	-3.0	_	-2.4	-4.2	_	-1.7	_	mAdc
(V _{OH} = 4.6Vdc)		5.0	-0.64	_	-0.51	-0.88	_	-0.36	-	mAdc
(V _{OH} = 9.5Vdc)		10	-1.6	_	-1.3	-2.25	_	-0.9	-	mAdc
(V _{OH} = 13.5Vdc)		15	-4.2	_	-3.4	-8.8	_	-2.4	-	mAdc
Sink (V _{OL} = 0.4Vdc)	I _{OL}	5.0	0.64	_	0.51	0.88	_	0.36	_	mAdc
(V _{OL} = 0.5Vdc)		10	1.6	-	1.3	2.25	_	0.9	_	mAdc
(V _{OL} = 1.5Vdc)		15	4.2	_	3.4	8.8	_	2.4	_	mAdc
Input Current	l _{in}	15	_	±0.1	_	±0.00001	±0.1	_	±0.1	μAdc
Input Capacitance (V _{IN} = 0)	C _{in}	_	-	_	_	5.0	7.5	-	_	pF
Quiescent Current (Per Package)	I _{DD}	5.0	_	5.0	_	0.005	5.0	_	150	μAdc
(Fer Fackage)		10	_	10	_	0.010	10	_	300	μAdc
		15	_	20	_	0.015	20	-	600	μAdc
Total Supply Current (Dynamic plus Quiescent,	Ι _Τ	5.0			• `	.3μA/kHz) f				μAdc
Per Package, C _L = 50pF on all buffers switching		10	$I_T = (2.6\mu\text{A/kHz}) f + I_{DD}$				μAdc			
Note 3, Note 4)		15			I _T = (3	3.9μA/kHz) f	+ I _{DD}			μAdc

- Note 2. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.
- Note 3. The formulas given are for the typical characteristics only at +25°C.
- Note 4. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50pF) + (C_L -50) V_{fk}$$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.001.

<u>Switching Characteristics:</u> $(C_L = 50pF, T_A = +25^{\circ}C, Note 2)$

Parameter	Symbol	V _{DD} Vdc	Min	Тур	Max	Unit
Output Rise and Fall Time t_{TLH} , t_{THL} = (1.5ns/pf) C_L + 33ns	t _{TLH} , t _{THL}	5.0	_	100	200	ns
T_{TLH} , $t_{THL} = (0.75 \text{ns/pf}) C_L + 12.5 \text{ns}$		10	_	50	100	ns
T_{TLH} , $t_{THL} = (0.55 \text{ns/pf}) C_L + 9.5 \text{ns}$		15	_	40	80	ns
Propagation Delay Time t_{PLH} , $t_{PHL} = (1.7 ns/pf) C_L + 220 ns$	t _{PLH} . t _{PHL}	5.0	_	300	600	ns
t_{PLH} , $t_{PHL} = (0.66ns/pf) C_L + 77ns$		10	_	110	220	ns
t_{PLH} , $t_{PHL} = (0.5 \text{ns/pf}) C_L + 55 \text{ns}$		15	_	80	160	ns
Clock Pulse Width	t _{WH}	5.0	200	100	_	ns
		10	120	60	_	ns
		15	80	40	_	ns
Clock Pulse Frequency	f _{cl}	5.0	_	5.0	2.5	MHz
		10	_	8.3	4.2	MHz
		15	_	12	6.0	MHz
Clock Pulse Rise and Fall Time (Note 5)	t _{TLH} ,	5.0	_	_	15	μs
	t _{THL}	10	_	_	5	μs
	 	15	_	-	4	μs
Setup Time	t _{su}	5.0	0	-50	_	ns
		10	0	-15	_	ns
		15	0	-8.0	_	ns
Hold Time	t _h	5.0	180	75	-	ns
		10	90	25	_	ns
		15	75	20	_	ns

- Note 2. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.
- Note 3. The formulas given are for the typical characteristics only at +25°C.
- Note 5. When shift register sections are cascaded, the maximum rise and fall times of the clock input should be equal to or less than the rise and fall times of the data outputs driving data inputs, plus the propagation delay of the output driving stage for the output capacitance load.

Truth Table (Single Stage):

D _n	С	Q _{n+1}
0	7	0
1	_	1
Х		Q_n

X = Don't Care

Pin Connection Diagram D1 1 14 V_{DD} N.C. **2** 13 D1 + 4 Clock 3 **12** D2 + 5 D2 **4** 11 D2 + 4 D3 **5 10** D3 + 4 D4 **6** 9 D4 + 5 **8** D4 + 4 V_{SS} 7 14 8 7 .300 (7.62) .785 (19.95) Max .200 (5.08)

.100 (2.45)

.600 (15.24)

`Max

.099 (2.5) Min