


Instruction Set Architecture

- 16 bit Instructions
- 16 bit words and registers
- 8 bit memory Addresses
 - Instruction Memory
 - Data Memory
- Byte Addressable Memory
- Formats for Instructions
 - ALU
 - ALU Immediate
 - Memory
 - Control




Instruction Processing Flow Chart

- Covers all possible outcomes from Instruction
- Bits 15-12 will be decoded from instructions to determine which function the architecture will perform



ALU Operations



Functions

16 Bit Instruction Set

 15 Downto 12 = Function Bit
 0000 ----> ADD

 11 Downto 9 = Destination Register
 0001 ----> SUB


 8 Downto 6 = Source Register 1
 0010 ----> AND

 5 Downto 3 = Source Register 2
 0011 ----> OR

 2 Downto 0 = Don't Care Bit
 0100 ----> Shift Left

 0101 ----> Shift Right

ALU Immediate Operations



16 Bit Instruction Set

15 Downto 12 = Function Bit

11 Downto 9 = Destination Register

8 Downto 6 = Source Register


5 Downto 0 = Immediate Value

Functions


0110 ----> ADDi

0111 ----> ANDi

Load/Store Operations



Control Operations



16 Bit Instruction Set

Jump

15 Downto 12 = Function Bit

11 Downto 4 = Value

Bit 3 = Jump Flag

Bit 2 = Forward or Backward


1 Downto 0 = Don't Care

Functions


1010 -----> Jump 1011 -----> Set on Less Than 11 -----> Branch

Datapath

- Instruction Fetch Unit
- Decode Unit
- Execution Unit
- Registers
- Data Memory
- ALU




State Diagram




Datapath: Instruction Fetch

- Instruction Fetch Block:
 - Program Counter, Instruction Memory, Adder and Reset



Datapath: Instruction Execution Block

- Instruction Execution Block:
 - Decoder, Registers, ALU, and Data Memory



Plan to finish project

- Implement the 8-bit Adder/Subtractor for Jump Operation
- Create a Branch on Equal module that will check the ALU for result of 0x00 from Subtraction operation
- Create MUX with Control Select bits that will pass either
 - o PC + 2
 - Jump Offset
 - Branch Address
- Tie all blocks into Structural module with State Machine process
- Create Testbench for verification
- Write report and submit on/before May 12th