




DP_ARBTR FSM Diagram




DPI FSM Diagram



DPO FSM Diagram



WBMSTR FSM Diagram



USB word protocol

- PC –FPGA (endpoint DP1):
 - Writing to a register

W/R = 1	MOD_ADDR[6:0]	REG_ADDR[7:0]	DATA[15:0]
---------	---------------	---------------	------------

• Initiate Read from a register

W/R = 0	MOD_ADDR[6:0]	REG_ADDR[7:0]	don't_care[15:0]
---------	---------------	---------------	------------------

- FPGA-PC (endpoint DP0):
 - Response from reading a register:

don't_care(15:0)	DATA[15:0]