## INTRODUCTION TO VerilUOC\_Desktop

## <u>Index</u>

Part I : Logisim and VerilCirc	
Introduction	
VerilUOC_Desktop. Integrated tools	
Launching VirtualBox in Windows, OS X and Linux	
Example: Launching VirtualBox in Windows and starting the virt	tual machine
Update policy	
Updating the list of exercises and other data used by the verifica	ition tools
Updating the application	
Update policy. Summary	
Launching VerilUOC_Desktop. Language selection	
Logisim. Steps to design a circuit	
Exercise 2.4.c	
Libraries	
Entering the components	
Placing input and output pins	
Drawing connection lines	
Saving the circuit	
Additional comments	
VerilCirc. Verification of exercise 2.4.c	
Understanding output messages and time charts	
What to do if the circuit is wrong (beginning)	
VerilUOC_Desktop wiki	
What to do if the circuit is wrong (ending)	
Problem: Bus with a circular connection. Concept	
Problem: Bus with a circular connection. Examples	
Simulation. Concept	
Simulation with <b>Logisim</b> . Example	
Part II : BoolMin and VerilChart	
Introduction	
BoolMin. Exercise 2.3.a	
Invocation	
Operator representation	
Entering a Boolean formula	
Saving the formula in a file	

1

Formula verification	02:57
Consulting the VerilUOC_Desktop wiki to fix a non-equivalent formula	03:48
Second formula	04:42
Second formula verification	05:18
VerilChart. Exercise 5.2.a	06:30
Invocation	07:17
Waveform edition area. Buttons	07:51
Drawing and erasing waveforms	08:10
Saving the time chart	09:03
Time chart verification	09:22
VerilUOC_Desktop. Conclusion. VerilUOC_Desktop wiki and FAQ document	10:04
VerilUOC_Desktop. Conclusion. Forums	10:51
Farewell	12:08