

INTRODUCTION TO VerilUOC_Desktop

Index

Part I : Logisim and VerilCirc	<i>(min)</i>
Introduction	00:07
VerilUOC_Desktop . Integrated tools	00:22
Launching VirtualBox in Windows, OS X and Linux	00:59
Example: Launching VirtualBox in Windows and starting the virtual machine	01:29
Update policy	02:35
Updating the list of exercises and other data used by the verification tools.	03:13
Updating the application	03:33
Update policy. Summary	04:26
Launching VerilUOC_Desktop . Language selection	04:41
Logisim . Steps to design a circuit	05:23
Exercise 2.4.c	05:55
Libraries	06:30
Entering the components	07:08
Placing input and output pins	09:57
Drawing connection lines	11:13
Saving the circuit	12:05
Additional comments	12:44
VerilCirc . Verification of exercise 2.4.c	13:41
Understanding output messages and time charts	14:37
What to do if the circuit is wrong (beginning)	15:25
VerilUOC_Desktop wiki	15:36
What to do if the circuit is wrong (ending)	16:07
Problem: Bus with a circular connection. Concept	16:28
Problem: Bus with a circular connection. Examples	16:56
Simulation. Concept	18:26
Simulation with Logisim . Example	18:50
Part II : BoolMin and VerilChart	<i>(min)</i>
Introduction	00:08
BoolMin . Exercise 2.3.a	00:35
Invocation	01:04
Operator representation	01:46
Entering a Boolean formula	02:11
Saving the formula in a file	02:41

Formula verification	02:57
Consulting the VerilUOC_Desktop wiki to fix a non-equivalent formula	03:48
Second formula	04:42
Second formula verification.....	05:18
VerilChart. Exercise 5.2.a	06:30
Invocation	07:17
Waveform edition area. Buttons	07:51
Drawing and erasing waveforms	08:10
Saving the time chart	09:03
Time chart verification	09:22
VerilUOC_Desktop. Conclusion. VerilUOC_Desktop wiki and FAQ document	10:04
VerilUOC_Desktop. Conclusion. Forums	10:51
Farewell	12:08