CSE 141L Milestone 4

Thanh Phan, A17210345; Thu Mai, A16595974

Academic Integrity

Your work will not be graded unless the signatures of all members of the group are present beneath the honor code.

To uphold academic integrity, students shall:

- Complete and submit academic work that is their own and that is an honest and fair representation of their knowledge and abilities at the time of submission.
- Know and follow the standards of CSE 141L and UCSD.

Please sign (type) your name(s) below the following statement:

I pledge to be fair to my classmates and instructors by completing all of my academic work with integrity. This means that I will respect the standards set by the instructor and institution, be responsible for the consequences of my choices, honestly represent my knowledge and abilities, and be a community member that others can trust to do the right thing even when no one is watching. I will always put learning before grades, and integrity before performance. I pledge to excel with integrity.

Thanh Phan Thu Mai

0. Team

Members: Thanh Phan, Thu Mai

1. Introduction


Name: MiniMA (Minimal Machine Architecture)

Overall philosophy: MiniMA is a design of ISA that narrow down number of bits using, 9-bit architecture, with purpose to prioritize the simplicity in memory but ensure the efficiency

Goals: The architecture should be easy to implement while support sufficient number of operations, ensure the performance given limited amount of memory, testing using the supported three programs

Classify the machine: Combination of load-store and accumulator machine

2. Architectural Overview



3. Machine Specification

Instruction formats

| TYPE | FORMAT | CORRESPONDING INSTRUCTIONS |
|------|--|---------------------------------------|
| R | 2 bit type, 3 bits opcode, 3 bit operand register, 1 bit storage register | add, sub, xor, and, or, Isl, Isr, mov |
| Mem | 2 bit type, 3 bit register source, 3 bit offset, 1 bit operation type | sb, lb |
| В | 2 bit type, 2 bit operand register, 2 bit operand register, 3 bit target address | bne |
| IH | 2 bit type 3 bit operand register, 3 bit offset, 1 bit operation type | imm, done |

Operations

| NAME | TYPE | BIT BREAKDOWN | EXAMPLE | NOTES |
|--------------------------------------|------|---|--|---|
| and = bitwise and | R | 2 bit type (00) 3 bits opcode (000) 3 bit operand register (XXX) 1 bit storage register (X) | # Assume R0 has 0b0001_0001 # Assume R2 has 0b1001_0000 and R2, R0, R2 \(\Delta\) 00_000_010_1 # after and instruction, R2 now holds 0b0001_0000 | When performing operations, one of the address pointers always reads from register 0. If the 1-bit storage operand = 0, we will store it to R0. If the 1-bit storage operand = 1, we will store it to the other operand register. |
| or = bitwise or | R | 2 bit type (00) 3 bits opcode (001) 3 bit operand register (XXX) 1 bit storage register (X) | # Assume R0 has 0b0001_0001 # Assume R2 has 0b1001_0000 or R0, R0, R2 \(\Delta\) 00_001_001_0 # after or instruction, R0 now holds 0b1001_0001 | When performing operations, one of the address pointers always reads from register 0. If the 1-bit storage operand = 0, we will store it to R0. If the 1-bit storage operand = 1, we will store it to the other operand register. |
| add = add two registe r | R | 2 bit type (00) 3 bits opcode (010) 3 bit operand register (XXX) 1 bit storage register (X) | # Assume R0 has 0b0001_0001 # Assume R4 has 0b1001_0000 add R0, R0, R4 \(\Delta\) 00_010_011_0 # after add instruction, R0 now holds 0b1011_0001 | When performing operations, one of the address pointers always reads from register 0. If the 1-bit storage operand = 0, we will store it to R0. If the 1-bit storage operand = 1, we will store it to the other operand register. |
| sub = subtra ct two registe | R | 2 bit type (00) 3 bits opcode (011) 3 bit operand register (XXX) 1 bit storage register (X) | # Assume R0 has 0b0001_0001 # Assume R3 has 0b0001_0000 sub R0, R0, R3 \(\Delta \) | When performing operations, one of the address pointers always reads from register 0. |

| rs | | | # after sub instruction, R0 now holds 0b0000_0001 | If the 1-bit storage operand = 0, we will store it to R0. If the 1-bit storage operand = 1, we will store it to the other operand register. |
|------------------------------------|---|---|--|---|
| xor = bitwise xor | R | 2 bit type (00) 3 bits opcode (100) 3 bit operand register (XXX) 1 bit storage register (X) | # Assume R0 has 0b0001_0001 # Assume R5 has 0b1001_0000 add R5, R0, R5 \(\phi\) 00_100_100_1 # after xor instruction, R5 now holds 0b1000_0001 | When performing operations, one of the address pointers always reads from register 0. If the 1-bit storage operand = 0, we will store it to R0. If the 1-bit storage operand = 1, we will store it to the other operand register. |
| IsI = logical shift left | R | 2 bit type (00) 3 bits opcode (101) 3 bit operand register (XXX) 1 bit storage register (X) | # Assume R2 has 0b0001_0001 lsl R1, R2 \(\infty\) 00_101_010_1 # after Isl instruction, R1 now holds 0b0010_0010 | When performing operations, one of the address pointers always reads from register 0. If the 1-bit storage operand = 0, we will store it to R0. If the 1-bit storage operand = 1, we will store it to the other operand register. Only shift to the left 1 bit at a time, and do not need the second operand since we will always read from register 0 |
| Isr = logical right shift | R | 2 bit type (00) 3 bits opcode (110) 3 bit operand register (XXX) 1 bit storage register (X) | # Assume R0 has 0b0001_0001 lsr R1, R0 \(\operatorname{O} \) 00_110_000_1 # after lsr instruction, R1 now holds 0b0000_1000 | When performing operations, one of the address pointers always reads from register 0. If the 1-bit storage operand = 0, we will store it to R0. If the 1-bit storage operand = 1, we will store it to the other operand register. |

| | | | | Only shift to the right 1 bit at a time, and do not need the second operand since we will always read from register 0 |
|-----------------------|-----|---|---|---|
| mov = move | R | 2 bit type (00) 3 bits opcode (111) 3 bit operand register (XXX) 1 bit storage register (X) | # Assume R0 has 0b0001_0001 mov R1, R0 \(\Display \) 00_111_000_1 # after mov instruction, R1 now holds 0b0001_0001 | When performing operations, one of the address pointers always reads from register 0. If the 1-bit storage operand = 0, we will store it to R0. If the 1-bit storage operand = 1, we will store it to the other operand register. |
| lb = load word | Mem | 2 bit type (01) 3 bit offset (XXX) 3 bit register source (XXX) 1 bit operation type (0) | # Assume R0 has 0b0001_0001 # Assume data_mem[R5+5] has 0b0011_0001 lb R0, 5[R5] ⇔ 01_101_101_0 # after lb instruction, R0 now holds 0b0011_0001 | Always store the loaded data from memory to R0 since we are always reading from R0 in the R instructions. |
| sb = store word | Mem | 2 bit type (01) 3 bit offset (XXX) 3 bit register source (XXX) 1 bit operation type (1) | # Assume R0 has 0b0001_0001 # Assume data_mem[R5+1] has 0b0011_0001 sb R0, 1[R5] \(\Delta\) 01_001_101_1 # after sb instruction, data_mem[R5+1] now holds 0b0001_0001 | The intended value to store back to the memory is always at R0 before the sb instruction. |
| bne = | В | 2 bit type (10) | # Assume R7 has 0b0001_0001 | We will dedicate R0,R5,R6,R7 to be |

| branch if not equal | | 2 bit operand register (XX) 2 bit operand register (XX) 3 bit target address (XXX) | # Assume R8 has <code>0b1001_0000</code> bne R7, R8, 'target' \Leftrightarrow $10_10_11_xxx$ # after bne instruction, if R7 != R8, program counter set to 'target' | available for 'bne' instruction thus we only need 2 bits for this instruction. We also will use a branch LUT, thus we will get the actual target label. A branch flag will be set to 1 if R7 == R8 else nothing |
|---|----|--|--|---|
| imm = popula te immed iate to registe r | IH | 2 bit type (11) 3 bit offset (XXX) 3 bit operand register (XXX) 1 bit operation type (0) | # Assume R0 has 0b0001_0001 imm R0, 1 \(\Delta \) 11_001_000_0 # after imm instruction, R0 now holds 0b0000_0001 | The bit offset is the index bit in the Immediate LUT storing the actual value |
| halt | IH | Unique sequence: 11_11111_1 | halt \(\phi\) 11_111111_1 | The HALT flag will be set high which signals PC to set Done flag high |

Internal Operands

How many registers are supported? We are supporting 8 registers in total: (R1-R7) and R0.

Is there anything special about any of the registers (e.g. constant, accumulator), or all of them general purpose? R1-R7 serves as the general purpose registers and R0 whose functionality is adapted from the accumulator.

Control Flow (branches)

What types of branches are supported?

bne - branch if not equal: if the two provided register are not equal to each other, branch to the specified target according to the Branch LUT

How are the target addresses calculated? The targets are being stored in the Branch LUT

What is the maximum branch distance supported?

For now, we have not decided yet. Currently in our Branch LUT we are supporting 5 temporary placeholders for different 5 Targets branches.

Addressing Modes

What memory addressing modes are supported, e.g. direct, indirect? How are addresses calculated? Give examples. To access the memory, we are using the displacement, such as "lb R0, 5[R5]" from the base address of R5 + 5 to jump.

4. Programmer's Model [Lite]

4.1 How should a programmer think about how your machine operates? Provide a description of the general strategy a programmer should use to write programs with your machine. For example, one could say that the programmer should prioritize loading in the necessary values from memory into as many registers as possible, then perform calculations. Another approach could be loading and writing to memory in between every calculation step. Word limit: 200 words.

Since our design adapts both the load-store and accumulator machine, the programmer can use this design more flexibly in contrast with the restriction on the machine code bit length which is 9-bit. Our goal for this design is the ability to allow the programmer to retrieve data from the data memory in a more efficient way in complement with the needed calculation, thus the desired approach is to be loading and writing to memory in between calculation steps. Additional note on our design, based on certain instructions the number of allowed registers to use can vary. For example, when the programming uses the 'lb', the data should always be stored to the zero register, this is similar to the functionality of accumulator. There are some variations on the usage of register which we can find more information in our Operation section.

4.2 Can we copy the instructions/operation from MIPS or ARM ISA? If no, explain why not? How did you overcome this or how do you deal with this in your current design? Word limit: 100 words.

No, we cannot copy all the instructions/operation from MIPS or ARM ISA because they are not compatible with our design due to the limit on the length of machine code which does not give enough room to fully use the instruction set from either MIPS or ARM. To overcome this, we adapt some of the necessary instructions for our design and change the bit rule for each instruction to fit to our restrain 9-bit machine code.

4.3 Will your ALU be used for non-arithmetic instructions (e.g., MIPS or ARM-like memory address pointer calculations, PC relative branch computations, etc.)? If so, how does that complicate your design?

Yes, there is a default state NOOP which will always set the output to be the initial value of zero register. For the memory address pointer calculations, our current design takes in the result NOOP result and perform the addition with the offset immediate retirieved from the Immediate_LUT in the Data_Mem module.

5. Individual Component Specification


a. Top Level

Module file name:

top_level.sv

Functionality Description

Connect all the components of this architecture design




b. Program Counter

Module file name:

PC.sv

Functionality Description:

- When Reset, set the program counter back to 0
- Increase the program counter by 1 for each cycle
- When branching, this set the program counter to the target address which is retrieved from the Branch_LUT




c. Instruction Memory

Module file name:

Inst_ROM.sv

Functionality Description:

Retrieve the encoded machine code to determine which instruction should be executed



d. Control Decoder


Module file name:

Control.sv

Functionality Description

Decode the given instruction from Inst_ROM:

- The first two bit of the machine code gives us the type of instruction
- This module also decides based on the last bit of the machine code to give out the desired register for storing




e. Register File

Module file name:

Register_File.sv

Functionality Description

This module includes a total 8 registers: zero-register serves as the accumulator and other 7 general purpose registers. Based on the given address, this module always reads at zero-register and based on the given address, it also outputs the desired register's value.



f. ALU (Arithmetic Logic Unit)

Module file name:

ALU.sv

Functionality Description

This module takes in 2 inputs to perform arithmetic operations and outputs 1 result. The zero flag is high if the result is zero, otherwise not.

ALU Operations

We are demonstrating these operations:

AND: bitwise and

OR: bitwise or


XOR: reduction xor

• ADD: addition

• SUB: subtraction

• LSR: logical shift right

• LSL: logical shift left




g. Data Memory

Module file name:

Data_Mem.sv

Functionality Description

This module stores the data information to be performed based on the task. In addition, this module is also where the desired output is stored.




h. Immediate Lookup Table

Module file name:

Immediate_LUT.sv

Functionality Description

This module is where we access to retrieve an immediate using the index address that being extracted from our 0-bit machine code from Inst_ROM.




i. Branch Lookup Table

Module file name:

Branch_LUT.sv

Functionality Description

This module is where we access to retrieve a branch target address using the for the program counter when branching is needed.




j. MUX_1

Module file name:

MUX_1.sv

Functionality Description

This module uses a binary selector to output whether a branch target address or the program counter that is incremented by 1. The selector for this MUX is the Branch flag being decoded by the Control module.




k. Data Write MUX

Module file name:

MUX_8.sv

Functionality Description

This module uses a binary selector to output whether the data loaded from the Data Memory module or the result from the ALU module. The selector for this MUX is the Mem_To_Reg flag being decoded by the Control module.




I. Read Address MUX

Module file name:

MUX_3.sv

Functionality Description

This MUX is used to determine the write_addr in Register File which takes two 8-bit inputs.




m.Write Address MUX

Module file name:

MUX_3.sv

Functionality Description

This module uses a binary selector to output whether the address of one of the general purpose registers or the address of the zero register, to decide where to store the result of the ALU. The selector for this MUX is the Zero_Store flag being decoded by the Control module.



6. Program Implementation

Program 1 Pseudocode

```
output[9] = data[2];
output[8] = data[3];
output[7] = p8;
output[6] = data[4];
output[5] = data[5];
output[4] = data[6];
output[2] = data[7];
output[2] = data[8];
output[1] = data[9];
output[0] = data[10];
}
```

Program 1 Assembly Code

```
Load immediate for data mem output index
IMM r1 30
loop:
  IMM r7 128
  LB r0 1[r2]
     Load immediate 1 for increment
  IMM r0 1
     Increment the data mem index
  LB r0 [r2]
     Store the second half 8-bit fOR tempORary
     Load immediate 1 for increment
  IMM r0 1
```

```
Increment the data mem index
ADD r2 r0 r2
  Store back data mem input index to memory for next iteration
  Calculating p8
```

```
LSL r6 r6
  XOR r2 and r6, r2 now holds: b11 b10
XOR r2 r2 r0
LSL r6 r4
```

```
LSL r6 r6
LSL r6 r6
  StORe bl1 bl0 b9 0 0 0 0 0 to r3, r3 now holds bl1 bl0 b9 0 0 0 0 0
LSL r6 r6
  XOR r2 and r0, r2 now holds: b11^b10^b9
```

```
LSR r6 r6
  Store r6 to r0 to do 'OR' operation
  Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b10^b9^b8
XOR r2 r2 r0
```

```
LSR r6 r6
  XOR r2 and r0, r2 now holds: b11^b10^b9^b8^b7
  Store r6 to r0 to do 'XOR' operation
XOR r2 r2 r0
```

```
LSL r6 r6
  Store r6 to r0 to do 'XOR' operation
  Store r7 to r0 to do 'OR' operation
```

```
Store r7 to r0 to do 'XOR' operation
  Calculating p4
LSL r6 r6
```

```
LSL r6 r6
LSL r6 r6
```

```
LSL r6 r6
LSL r6 r6
  Store r6 to r0 to do 'XOR' operation
XOR r2 r2 r0
  Store r6 to r0 to do 'XOR' operation
```

```
MOV r0 r6
  XOR r2 and r0, r2 now holds: b11^b10^b9^b8
XOR r2 r2 r0
LSL r6 r6
  XOR r2 and r0, r2 now holds: b11^b10^b9^b8^b4
```

```
LSL r6 r5
LSL r6 r6
  XOR r2 and r0, r2 now holds: b11°b10°b9°b8°b4°b3
LSL r6 r6
LSL r6 r6
```

```
LSL r6 r6
  Store r6 to r0 to do 'XOR' operation
  XOR r7 and r0, r7 now holds: ^(b11:b2) ^p8
```

```
LSL r6 r6
LSL r6 r6
LSL r2 r2
  Store r6 to r0 to do 'OR' operation
  Calculating p2
  Store r6 to r2
```

```
LSL r6 r6
```

```
LSR r6 r6
  Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b10
XOR r2 r2 r0
  Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b10^b7
XOR r2 r2 r0
```

```
LSL r6 r6
  Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b10^b7^b6
XOR r2 r2 r0
LSL r6 r5
LSL r6 r6
LSL r6 r6
```

```
LSR r6 r6
LSL r6 r6
  Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b10^b7^b6^b4^b3
XOR r2 r2 r0
```

```
Left shift 7 times to get: b1 0 0 0 0 0 0
LSL r6 r6
  Store r6 to r0 to do 'OR' operation
  Store r6 to r0 to do 'XOR' operation
```

```
XOR r2 r2 r0
  Store r2 to r0 to do 'XOR' operation
  Calculating p1
```

```
LSL r6 r4
LSL r6 r6
  Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b9
LSL r6 r5
```

```
LSR r6 r6
  Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b9^b7
  Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b9^b7^b5
```

```
XOR r2 r2 r0
LSL r6 r5
  Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b9^b7^b5^b4
XOR r2 r2 r0
LSL r6 r6
LSL r6 r6
LSL r6 r6
```

```
Store r6 to r0 to do 'XOR' operation
  XOR r2 and r0, r2 now holds: b11^b9^b7^b5^b4^b2
LSL r6 r6
LSL r6 r6
LSL r6 r6
```

```
LSR r6 r6
  Store r6 to r0 to do 'XOR' operation
  Store r2 to r0 to do 'OR' operation
  Store r7 to r0 to do 'OR' operation
```

```
W Store the second half of output to memory
SB r3 1[r1]

// Load immediate 1 for increment
IMM r0 1

// Increment memory index for next iteration
ADD r1 r1 r0
MOV r5 r1

// Load immediate 59
IMM r6 59

// Check if done iteration, if index of data mem for output is not equal 59, then continue looping
BNE r5 r6 loop

// Done
HALT
```

Program 2 Assembly Code

We have not been able to finish writing this program assembly code.

Program 3 Pseudocode

Part 1: The total number of occurrences of the given 5-bit pattern in any byte

```
int pattern counter a (unsigned char data mem[][16]) {
```

```
// the counter for the occurrence of the pattern in this byte
int temp_count = 0;

for (k=j, l=0; k < j+5, l < 5; k++){
    if (byte_search[k] == pattern[l]) {
        temp_count++;
    }
}

// Once found any occurrence of pattern, move to the next byte i
if (temp_count == 5) {
        count++;
        break;
    }
}

return count;
}</pre>
```

Part 2: The number of bytes within which the pattern occurs

```
int pattern counter b (unsigned char data mem[][16]){
```

```
for (k=j, l=0; k < j+5, l < 5; k++) {
        if (byte_search[k] == pattern[l]) {
            temp_count++;
        }
    }

// Found the pattern
    if (temp_count == 5) {
        count++;
    }
}
return count;
}</pre>
```

Part 3: The total number of times it occurs anywhere in the string

```
int pattern counter c (unsigned char data mem[][16]){
```

Program 3 Assembly Code

We have not been able to finish writing this program assembly code.

7. Assembler

```
def process reg branch(str):
def process reg(str):
```

```
def parse code(str):
def decimal to binary(x):
def process decimal(x):
```

```
write file = open("machine code 1.txt","w")
with open("program1.txt", "r") as f:
```

```
lut_file.write(str(line_num) + '\n')
```

```
operand = str_array[2]
```

```
operand = str_array[3]
```

```
op = parse_code("00001" + process_reg(operand) + des)
```

8. Program testing

a. Program 1

- i. The implementation is compiled, on Quartus and Modelsim.
- ii. However we are having an infinite loop
- iii. Current bugs:
 - 1. We suspected there may be bug which related to our LB/SB instructions which may result in not retrieving the data from Data_Mem properly and always storing z to the register 0.

b. Program 2

i. Have not implemented Assembly Code, thus we were not able to run and test our implementation on this program.

c. Program 3

 Have not implemented Assembly Code, thus we were not able to run and test our implementation on this program.

9. Changelog

- Milestone 4
 - Architectural Overview
 - Added Branch Reg LUT
 - Added RA MUX: a mux for read address of the Register File
 - Machine Specification
 - Changed BEQ to BNE
 - Added HALT instruction
 - Individual Component Specification
 - Updated schematic of components
 - Program Implementation
 - Wrote Program 1 Assembly script
 - Wrote Assembler using Python
 - Wrote Assembler

Milestone 2

- Introduction
 - Edited to change from a load/store architecture => a combination of load-store and accumulator architecture.
- Architectural Overview
 - Added Immediate_LUT
 - Removed an extra MUX before PC
 - Removed the MUX between Register File and ALU blocks
- o Machine Specification
 - Added two more instruction types: Mem and I
 - Added 2 instruction R type: Isl, Irl
 - Added 1 instruction I type: imm
 - Filled the 2 columns in the Operation tables: examples, notes
- Internal Operand
 - Answered the two prompt questions
- Control Flow
 - We have not decided how many branch distance supported => hopefully can decide once we have implemented the assembly script
- o Programmer's Model
 - Answered question 4.1
 - Added additional answer to question 4.2
 - Answered question 4.3
- Individual Component Specification
 - Added filename, file description, schematic for all prompted components
- o Program Implementation
 - Rewrote all 3 programs pseudocodes
 - Have not added assembly codes for all 3 programs => will try to add these as soon as possible!

Milestone 1

Initial version