


Theme of Today's Lecture

- 2
- □ Composition and Structure of a Verification Testplan
- Slide Material from:
 - [1] Cameron Wilde, Portland State University, The Verification Plan, ECE510, S4
 - [2] Janick Bergeron, IBM/NCSU Verification Course, Chapter 3
- Additional Content Sources:
 - [3] Hardware Design Verification Simulation and Formal Method-Based Approaches, William K. Lam, Chapter 5, pp. 211-231
 - [4] Comprehensive Functional Verification: The Complete Industry Cycle. Bruce, Wile, Goss, John, Roesner, Wolfgang. Morgan Kaufmann, 2005: Chapter 4, pp. 103-120
 - [5] Building A Verification Test Plan: Trading Brute Force For Finesse, Panel Session, DAC 2006, pp 805-806

Advanced Hardware Verification



Outline Background and Motivation Evolution of the Verification Plan Contents of the Verification Plan Advanced Hardware Verification Feb 20, 2018

Planning is Essential^[1]

"Being busy does not always mean real work. The object of all work is production or accomplishment and to either of these ends there must be forethought, system, planning, intelligence, and honest purpose, as well as perspiration. Seeming to do is not doing." -- Thomas A. Edison

"Let our <u>advance worrying become advance thinking</u> and planning." -- Winston Churchill

"A goal without a plan is just a wish." -- Antoine de Saint-Exupery

"He who every morning plans the transaction of the day and follows out that plan, carries a thread that will guide him through the maze of the most busy life. But where no plan is laid, where the disposal of time is surrendered merely to the chance of incidence, chaos will soon reign." -- Victor Hugo

Advanced Hardware Verification

Feb 20, 2018

A Verification Plan is [1,2,3,4]

- This is the specification for the verification effort. It gives the WHAT am I verifying and HOW am I going to do it!
- □ A description of the <u>effort needed to accomplish the</u> task
- Owned by everyone (architecture, design, validation)
- □ Done for <u>every selected</u> element at each hierarchical level of integration
- A living document
- <u>Built on the foundations of Design Architecture and Micro-Architecture Specs</u>

Advanced Hardware Verification

Role of the Verification Plan^[2]

7

- □ Calls out the <u>Verification approach</u> and effort
- Lays the <u>foundations</u> and establishes the <u>expectations</u> for <u>1st time success</u> (ideally)

Advanced Hardware Verification

Feb 20, 2018

Specifying the Verification Plan^[2]

- 8
- The <u>specification</u> determines the "<u>what has to be</u> done"!
- □ The specification does NOT determine the following:
 - How are you doing what needs to be done? [Verification Plan]
 - When are you done? Metrics [Project Plan]
 - How long will it take? Schedule [Project Plan]
 - How many people will it take? Resource Plan [Project Plan]
 - Verification & Project Plans define these!

Advanced Hardware Verification

Specifying the Verification Plan^[2] (contd)

- 9
- The verification plan <u>starts from the design</u> <u>specification</u> – why – The reconvergence model!!
- Must exist in written form
 - "the <u>same thing as before</u>, but at twice the speed, with these additions..." – <u>Not acceptable</u> specification (design or verification)!

Advanced Hardware Verification

Feb 20, 2018

Spec is Golden

- 10
- □ Observe the following example: "The response R shall occur when A occurs after B or C"^[4]
- Describes what and how something should be implemented
- When there is a difference between Design and Validation, how do you decide who is correct?
- What do you do when the specification is vague? Who is right?
- □ The specification is a golden document
 - It is the <u>common source</u> for the <u>verification</u> efforts and the implementation efforts.
- Spec is THE reference and <u>must be ready by the end of TR</u> so as to enable the Planning and Creation of the Verification Plan

Advanced Hardware Verification

Defining 1st time success^[2]

11

- The plan determines what is to be verified
 - If, and only if, it is in the plan will it be verified
 - The plan provides the <u>forum for the entire design team</u> to determine 1st time success
 - For 1st time success, <u>every feature must be identified</u> and <u>under what conditions</u> as well as <u>expected response</u>
- □ Plan documents these features (as well as optional ones) and prioritizes them.
 - This way <u>informed risk</u> (i.e. ZBB of some plan items) can be used to bring in the schedule or reduce cost.

Advanced Hardware Verification


Feb 20, 2018


Defining 1st time success^[2] (contd.)

12

- Plan creates a well defined (ZBB) line, that when crossed <u>can endanger</u> the whole project and its success in the market
- It defines:
 - How many <u>test scenarios</u> (testbenches/testcases) must be written
 - How complex they need to be
 - Their dependencies
- □ From the plan, a detailed <u>project plan and schedule</u> can be produced:
 - <u>Number of resources</u> it will take people, machines, etc.
 - Number of tasks that needs to be performed
 - <u>Time it will take</u> with current resources

Advanced Hardware Verification





Description of the Verification Levels^[1]

15

- □ How do you <u>break down the design</u>?
- □ What is the <u>verification complexity of each level</u>?
- □ What <u>reuse</u> do you have <u>between the levels</u>?
- □ What about the <u>specification for each level</u>?
- What about control and observability?
- Create a <u>PLAN PER LEVEL</u> (or Levels/Plan-Sections)
 - When to <u>test at Block/IP level versus</u> when to <u>migrate</u> <u>the testing to next level of integration</u> (all the way to Sub-System and SoC levels)
 - Must be chosen carefully to weigh Risk and ROI

Advanced Hardware Verification

Feb 20, 2018

Features to Be Verified^[1,4]

16

- Use the Specification to generate a <u>list of items to be</u> verified
- Need to <u>include global functions</u>: e.g. clock, reset, error handling, and debug functions
- □ Three types of features (at least) to be included
 - <u>Critical Features</u>: Things that must be checked or the design will be Dead on Arrival. In other words, if these things don't work, the chip won't work AT ALL. [Establishes ZBB line]
 - Secondary Features: Things that aren't critical to the chip working. They are still important but it allows for verification at the next level.
 - Non-Verified Features: Things that will NOT be verified at this level due to it being fully done at a previous level and/or sanity checks will be performed later. It may be too hard to check at this level.

 Advanced Hardware Verification

 Feb 20, 2018

8

Specific Test Methods^[1,4]

17

- □ <u>Black, White, or Grey</u> Box <u>ramifications</u> of these decisions (controllability vs. observability)?
- <u>Stimulus</u>: Random, Directed, Pseudo-Random, and/or Formal Verification
- □ Things to consider:
 - Areas that need targeted tests
 - Coverage of tests (can all possible permutations be hit?)
 - Reuse at higher levels of integration
- <u>Checking</u>: Golden vectors, Reference model, Transaction-based, Micro-Architectural, Architectural, Cycle-Accurate, ...

Advanced Hardware Verification

Feb 20, 2018

Coverage Requirements^[1,3,4]

18

- □ Feedback that tells you how good your stimulus is
- Why is it needed? What do you lose without it?
- Covers commands, data, concurrent stimulus, errors, illegal conditions (type of checking), ...

Advanced Hardware Verification

Test Case Scenarios^[1,4]

19

- <u>Lists of tests</u> to be written (directed, pseudodirected). Should list intent and description
- Start with basic and then move to more complex
- □ Can <u>cross tests cases</u> (to make a very large number of tests)
- Can use random tests to hit many of these cases
- □ Covers <u>legal</u>, <u>illegal</u>, <u>and corner cases</u>
- □ <u>IMPORTANT!!</u> Clearly indicate which <u>Features to be</u> Verified are covered by each Test Case


Advanced Hardware Verification

Feb 20, 2018

Three Verification Commandments^[2]

20

- Thou shalt <u>stimulate</u>/stress thy logic harder than it will ever be stimulated/stressed again!
- Thou shalt place checking upon all things!
- Thou shalt not integrate into a higher platform until <u>coverage</u> is high and <u>bug rate</u> is low!



Advanced Hardware Verification

21

Calculator Overview

Functional Verification

Advanced Hardware Verification


Feb 20, 2018


Calculator Design

22

- Calculator has 4 functions:
 - Add
 - Subtract
 - · Shift left
 - Shift right
- Calculator can handle 4 requests in parallel
 - All 4 requestors use separate input signals
 - All requestors have equal priority
 - Each port must wait for its response prior to sending the next command

Advanced Hardware Verification






Calculator Design

25

Outputs

- · Response line definition
 - 0 no response
 - 1 successful operation completion
 - 2 invalid command or overflow/underflow error
 - 3 Internal error
- Data
 - Valid result data on output lines accompanies response (same cycle)

Advanced Hardware Verification



Calculator Design

27

- Other information
 - Clocking
 - When using a cycle simulator, the clock should be held high (c_clk in the calculator model)
 - The clock should be toggled when using an event simulator
 - Calculator priority logic
 - Priority logic works on first come first serve algorithm
 - Priority logic allows for 1 add or subtract at a time and one shift operation at a time

Advanced Hardware Verification


Feb 20, 2018


Calculator Design

28


- Other information (con't)
 - Resets
 - Hold reset(1:7) to '1111111'b at start of testcase for seven cycles.
 - During the reset period, outputs of the calculator should be ignored
 - Shift operation
 - Only the low order 5 bits of the second operand are used
 - Arithmetic operations are unsigned

Advanced Hardware Verification





Required Tools^[1,4] NOT PART OF VERIFICATION PLAN! PART OF PROJECT PLAN □ What tools do you need to do your job? ☐ Is a methodology in place or do you need new tools? Software and Tools Linter Assertion Based Debuggers Formal Verification Languages Verification languages (Specman, SystemC, Vera) Hardware Emulation Acceleration Co-Simulation Advanced Hardware Verification Feb 20, 2018



Resource Requirements[1,4]

33

- NOT PART OF VERIFICATION PLAN! PART OF PROJECT PLAN
- People
 - Environment targeted New vs. Reuse
 - Experience of employees
 - Staff lowest level and then move up
 - Test writers, Debuggers, Environment, Level Specific
- License
 - Tools to be run * Number of Machines operating at the same time
- Compute
 - How many machines do you need?
 - What type of machines?

Advanced Hardware Verification

Feb 20, 2018

Schedule Details^[1,4]

34

- NOT PART OF VERIFICATION PLAN! PART OF PROJECT PLAN
- How much change is there?
- Order things that need to be done
- Compute resources affect schedule
- □ When will the design be ready to be tested?
- When does the product need to hit the market to be impactful?
- □ How much time does post-silicon need to verify the product?
- Use history as an aide and predict with accuracy when the product will be ready

Advanced Hardware Verification