UVM Agent & Scoreboard



Prof Michael Quinn From Slides by Dr. Niels Burkhardt & Sheena Goel

CSCE 616 Fall 2018

Agent (Driver/Monitor) and Scoreboard Scoreboard Checkers DUT DUT Agent Sequencer Univer Um Driver DUT


From Week 6: Sequencer Driver Operation

Sequencer is linked to a sequence.

☐ Sequence is a pattern of individual data items

Sequencer Driver Operation:

- ☐ Driver calls get_next_item()
- ☐ Sequencer generates next data item from sequence and sends to driver as output of get_next_item()
- ☐ Driver sends data item to DUT by driving interface signals
- □ Driver indicates item is finished by calling item_done() from port.
- Operation continues until all data items are sent.



3

From Week 6: Driver

```
class yapp driver extends uvm_driver #(yapp_packet);-
  // yapp_packet req; —
                                Parameterization defines built-in yapp_packet handle req
  'uvm_component_utils(yapp_driver)
  function new(string name, uvm_component parent);
                                                                 macro
    super.new(name, parent);
 endfunction
                                                     component constructor
  virtual task run_phase(uvm_phase phase);
    forever begin
                                                    Executed during UVM run phase
      seq_item_port.get_next_item( req );
      send to dut ( req );
      seq_item_port.item_done();
                                                       get_next_item returns
yapp_packet instance
    end
  endtask
 virtual task send to dut(yapp packet packet);
    ... // protocol-specific syntax to drive DUT
endclass : yapp_driver
```

From Week 6: Sequencer

```
Parameterized driver needs a parameterized sequencer

class yapp_sequencer extends uvm_sequencer #(yapp_packet);

`uvm_component_utils(yapp_sequencer) _____Component macro

function new (string name, uvm_component parent);

super.new(name, parent);
endfunction
endclass
```

.

From Week 6: Agent

```
class yapp_agent extends uvm_agent;
                                                             Extends uvm_agent
                                                             no type parameter
 uvm_active_passive_enum is_active = UVM_ACTIVE;
                                                            Agent active flag
                            // driver handle
 yapp_driver
                driver;
                                                            using UVM type
 yapp_sequencer sequencer; // sequence handle
 yapp_monitor monitor; // monitor handle
                                                           Component macro
  'uvm_component_utils_begin(yapp_agent) ~
  'uvm_field_enum(uvm_active_passive_enum, is_active, UVM_ALL_ON)
  'uvm_component_utils_end
                                                          Automation for flag (important)
 function new(string name, uvm_component parent);
   super.new(name, parent); <
 endfunction
                                     Component constructor
                                                             agent
 // build phase():
 // create instances
 // connect_phase():
 // make connections
endclass
```

From Week 6: Build & Connect

```
class yapp_agent extends uvm_agent;
 uvm_active_passive_enum is_active = UVM_ACTIVE; //agent active flag
 // HANDLE, MACRO AND CONSTRUCTOR DECLARATIONS
virtual function void build_phase (uvm_phase phase);
  super.build_phase(phase);
  monitor = new("monitor", this);
                                                                                  ☐ Create the components & objects using create().
  if (is_active == UVM_ACTIVE) begin
                                                                                       my driver=driver::type id::create("my driver",this);
    sequencer = new("sequencer", this);
                                                   Agent sub-components created in built
                                                                                       my data=data item::type id::create("my data");
    driver = new("driver", this);
                                                   (sub-components then implicitly built)
endfunction
                                                       Connect sequencer and driver
virtual function void connect_phase(uvm_phase phase);
  if (is active == UVM ACTIVE)
     driver.seq_item_port.connect(sequencer.seq_item_export);
endfunction
                Connect method is called from the port and takes the export as an argument
endclass
```


NEW: Monitor

- Observe DUT input & output interfaces
- Capture observations in packets
- Transfer[input]/Compare[output] packets to Scoreboard
- Which fields must we populate in the packets?
 - ☐Depends on the DUT
 - \square In our case just use HTAX packets (TX and RX)
 - ☐We'll use YAPP packets for these slides


NEW: Scoreboard

- General principle of what went into the design and predicting what should come out of the design
- Input from Driver goes to both DUT and input Monitor. In our case TX Monitor sends HTAX packets to Scoreboard (stored as Expected Data).
- DUT output goes to output Monitor. In our case RX Monitor compares HTAX packets to Expected Data that was stored in Scoreboard.

SCOREBOARD CONTAINS THE LIST OF THINGS WE EXPECT TO SEE COME OUT OF DUT.



Implementation





Scoreboard (consumer):

- Defines implementation of transaction using a write method.
- ♦ Declares an uvm analysis imp object, parameterized for data type.

UVC monitor (producer):

- Declares an uvm_analysis_port object, parameterized for data type.
- Initiates transfer by calling write method off port object.
 - Mapped to module implementation.

imp and port are connected together in higher hierarchical level (testbench).

1

Analysis Interface Example

Analysis port object:

- Type parameterized for transaction type
- Call write() from port with transaction argument


Analysis imp object:

- Type parameterized for transaction and component type
- Scope of object must have implementation of write()

Analysis Interface Connection

```
class router_testbench extends uvm_component;
yapp_env yapp;
router_sb scoreboard;
...
virtual function void build_phase(uvm_phase phase);
// create UVC instances
...
virtual function void connect_phase(uvm_phase phase);
yapp.agent.monitor.yapp_out.connect(scoreboard.yapp_in);
...
```





13

Scoreboarding for HTAX



- · Recording a packet in the Scoreboard:
- The TX Monitor(s) has an analysis port
- A TLM channel forwards the packet to the analysis implementation in the Scoreboard.
- Current packet is copied to Scoreboard.
- · Checking for a packet in the Scoreboard:
- The RX Monitor(s) has an analysis port
- A TLM channel forwards the packet to the analysis implementation in the Scoreboard.
- Try to find the matching packet in the Scoreboard.

Assume: DUV does not change order of packets.

- Hence, first packet in scoreboard has to match received packet.

CSCE 616 Fall 2018

SUMMARY: Scoreboards



- Scoreboards are smart data structures that keep track of events in the DUT during simulation
- · Usually, scoreboards are global
- One scoreboard per verification environment
- · Scoreboard are not checking mechanisms, but
- The main purpose of using scoreboards is for checking
- In practice, many checkers are implemented inside
- There are many typical checks that are done with scoreboards

CSCE 616 Fall 2018

15

SUMMARY: Scoreboards



- Sources of information to the scoreboard
 Primarily, the inputs and outputs of the DUT
- Internal events can also be used
- Types of checks done with scoreboard
- Matching between inputs and outputs
- · Nothing is lost
 - Input with no matching output
- · Nothing is born
 - Output with no matching inputs
- · Data matching
- Timing rules
- Delay from input to output is within limits
- Ordering rules
- · Scoreboards are very useful in data flow designs
- Routers and Fifos

CSCE 616 Fall 2018