

AN4277 Application note

Using STM32 device PWM shut-down features for motor control and digital power conversion

Introduction

The purpose of this application note is to describe the STM32 device timer break feature. It details its use with other STM32 internal resources for an over-current and over-voltage protection. Namely, in applications related to the motor control and the digital power conversion such as lighting, SMPS and induction heating.

This application note:

- · provides an overview of the timer break feature
- · details how the timer break input is connected to different break sources
- · enumerates the different break event sources
- provides some scenarios of the PWM output signal response to break events coming from an internal source, an external source or a combination of both internal and external break signals
- shows how to implement over-current and over-voltage protections using the timer break feature and other embedded peripherals (such as, comparators and DAC).

This document applies to the products listed in *Table 1*.

Table 1. Applicable products

Туре	Product series				
INJUCTOCONTROLLERS	STM32F0 Series, STM32F1 Series, STM32F2 Series, STM32F3 Series, STM32F4 Series, STM32F7 Series, STM32L4 Series, STM32U5 Series				

Contents AN4277

Contents

1	Gen	General information 5						
2	Refe	Reference documents						
3	Brea	ak function overview	. 6					
4	Brea	ak implementation	. 9					
	4.1	TIM1/8/20 break implementation	. 9					
	4.2	TIM15/16/17 break implementation	14					
5	Brea	ak sources summary	18					
6	Exa	mples	19					
7	Usin	ng the break function with other MCU resources	22					
	7.1	Break function used for over-current protection	22					
	7.2	Break function used for over-voltage protection	23					
	7.3	Using an external emergency signal together with the internal comparator	24					
	7.4	Filtering the break input						
	7.5	Locking the selected configuration	27					
Append	lix A l	How to use the DAC to define thresholds	29					
Revisio	n histo	ory	30					

AN4277 List of tables

List of tables

Table 1.	Applicable products	1
Table 2.	Reference documents	5
Table 3.	Timers and break input availability in STM32 devices	6
Table 4.	Comparator peripherals availability per STM32 device	
Table 5.	Break input sources	
Table 6.	Scenarios of PWM output status in response to internal/external break events	
Table 7.	Comparator output connected internally to break inputs	24
Table 8.	Comparator output connected externally to break inputs,	
	with low break polarity	25
Table 9.	Comparator output connected externally to break inputs,	
	with high break polarity	25
Table 10.	Register locking mechanism	28
Table 11.	Document revision history	30



AN4277 Rev 5 3/31

List of figures AN4277

List of figures

Figure 1.	Break feature implementation in advanced timers for STM32F0/F1/F2/F4/F7	
	Series devices	11
Figure 2.	Break feature implementation in advanced timers for STM32F3 Series devices	12
Figure 3.	Break feature implementation in advanced timers for STM32L4 Series devices	13
Figure 4.	Break feature implementation in advanced timers for STM32U5 Series devices	13
Figure 5.	Output redirection	14
Figure 6.	Break feature implementation for TIM15, TIM16 and TIM17 for STM32F1	
	Series devices	15
Figure 7.	Break feature implementation for TIM15, TIM16 and TIM17 for STM32F3	
	Series devices	16
Figure 8.	Break feature implementation for TIM15, TIM16 and TIM17 for STM32L4	
	Series devices	16
Figure 9.	Break feature implementation for TIM15, TIM16 and TIM17 in STM32U5 Series devices.	
Figure 10.	Over-current protection network implemented with STM32F3 Series devices	
Figure 11.	Over-voltage protection network implemented with STM32F3 Series devices	
Figure 12.	Combining external and internal protection concept	
Figure 13.	Comparator chain configuration locking	27
Figure 14.	Inverting input selection	29



AN4277 General information

1 General information

This document applies to Arm^{®(a)}-based devices.



2 Reference documents

The following documents are available on www.st.com.

Table 2. Reference documents

Reference	Title
AN4013	STM32 cross-series timer overview

4

AN4277 Rev 5 5/31

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Break function overview AN4277

3 Break function overview

The break function is available in TIM1, TIM8, TIM20, TIM15, TIM16 and TIM17 timers. These timers are able to generate complementary PWM signals with a dead time insertion for driving power switches in a half bridge topology.

The purpose of the break function is to protect power switches driven by PWM signals generated with these timers. When triggered by a fault, the break circuitry shuts down the PWM outputs and forces them to a predefined safe state.

Table 3 summarizes the break inputs availability.

Table 3. Timers and break input availability in STM32 devices

-	TIM1	TIM8	TIM20	TIM15	TIM16	TIM17	
STM32F0	BRK						
3110132FU	BRK_ACTH	-	-	-	-	-	
STM32F1	BRK			BRK	BRK	BRK	
3 1 W 32F 1	BRK_ACTH	-	-	BRK_ACTH	BRK_ACTH	BRK_ACTH	
STM32F2	BRK	BRK					
3110132172	BRK_ACTH	BRK_ACTH	-	-	-	-	
	BRK	BRK	BRK	BRK	BRK	BRK	
STM32F3	BRK2	BRK2	BRK2	BRK_ACTH	BRK_ACTH	BRK_ACTH	
	BRK_ACTH	BRK_ACTH	BRK_ACTH	-	-	-	
STM32F4	BRK	BRK			_	-	
3110132174	BRK_ACTH	BRK_ACTH	-	-	-		
	BRK	BRK		-	-	-	
STM32F7	BRK2	BRK2	-				
	BRK_ACTH	BRK_ACTH					
	BRK	BRK		BRK	BRK	BRK	
STM32L4	BRK2	BRK2	-	BRK_ACTH	BRK_ACTH	BRK_ACTH	
	BRK_ACTH	BRK_ACTH		-	-	-	
	BRK	BRK		BRK	BRK	BRK	
STM32U5	BRK2	BRK2	-	System ⁽¹⁾ break	System break	System break	
	System break	System break		-	-	-	

^{1.} BRK_ACTH and system break input are two names for the same functionality.

The BRK input can either disable the PWM outputs (inactive state) or forces them to a predefined safe state, either active or inactive, after a dead time insertion. This allows to prevent any shoot-through in the half bridge. The BRK2 only disables the PWM outputs (inactive state).

6/31 AN4277 Rev 5

BRK has higher priority than BRK2. When both protections are triggered, the predefined safe state related to BRK circuitry overrides the inactive state related to the BRK2 input.

Typically, a permanent magnet 3-phase brushless motor drive uses the protections as follows:

- The BRK2 input as an over-current protection, opening the six switches from the power stage.
- The BRK input as an over-voltage protection, overriding the over-current and closing
 the three low-side switches to avoid current regeneration to build up the bus voltage
 and exceed the capacitor rated voltage.

As an example in STM32F303xB/C/D/E devices, for a dual motor drive, the comparators 1, 2 and 3 can be affected to over-current monitoring of the three phases of motor 1 (BRK2 input of TIM1). The comparators 4, 5 and 6 can be affected to over-current monitoring of the three phases of motor 2 (BRK2 input of TIM8), while the comparator 7 is used for over-voltage monitoring (driving BRK inputs of both TIM1 and TIM8).

BRK_ACTH input is connected only to internal signals such as, CSS, PVD output. On newer devices as STM32U5 it is marked as tim_sys_brk (system break interconnect) or as *internal source* but this serves the same purpose. For more details, refer to *Section 4:* Break implementation.



AN4277 Rev 5 7/31

The availability of break inputs and the break sources depends on the selected STM32 family.

This is summarized in *Table 4* and in the application note *STM32 cross-series timer overview* (AN4013) which details the available timers.

Table 4. Comparator peripherals availability per STM32 device

	STM32F0 STM32F3							STM32L4	STM32U5	
-	STM32F05xxx STM32F07xxx STM32F09xxx	STM32F303xB/C STM32F358xC	STM32F303x6/8 STM32F328x8	STM32F303xD/E STM32F398xE	STM32F302xB/C/D/E	STM32F302x6/8 STM32F301x6/8 STM32F318x8	STM32F334x4/6/8	STM32F37xxx	STM32L4x6xx	STM32U5x5xx
Filter	-	-	-	-	-	-	-	-	DFSDM	MDF ⁽¹⁾
COMP1	Х	Х	-	Х	Х	-	-	Х	Х	Х
COMP2	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
COMP3	-	Х	-	Х	-	-	-	-	-	-
COMP4	-	Х	Х	Х	Х	Х	Х	-	-	-
COMP5	-	Х	-	Х	-	-	-	-	-	-
COMP6	-	Х	Х	Х	Х	Х	Х	-	-	-
COMP7	-	Х	-	Х	-	-	-	-	-	-

^{1.} ADF does not feature a break output.



4 Break implementation

4.1 TIM1/8/20 break implementation

The source for break BRK channel is an external source connected to one of the BKIN pin (as per selection done in the AFIO controller), with polarity selection and optional digital filtering.

The source of break2 BRK2 channel is an external source connected to one of the BKIN2 pin (as per selection done in the AFIO controller), with polarity selection and optional digital filtering.

The source for BRK_ACTH is an internal signal coming from:

- comparator output (on STM32Fx)
- clock security system
- lockup of Cortex[®]-M family CPUs
- PVD output
- SRAM ECC/parity error signal
- flash ECC error

BRK

- In STM32F0/F1/F2/F4/F7 series: the input signal on BRK is connected to the BKIN pin.
- In STM32F3 Series: the input signal on BRK is a logical OR between the input signals on BKIN pin and the used comparator (4 or 7) output if configured and used internally. If BKIN alternate function is disabled, the resulting break signal is the comparator (4 or 7) output.
- In STM32L4 Series: the input signal on BRK is a logical OR between the input signals on BKIN pin, the used comparator (1 or 2) output and the DFSDM break output if configured and used internally. Each application break source has its own polarity configuration.
- In STM32U5 Series the input signal on BRK is a logical OR between the comparators (including MDF) break outputs and external sources.

The polarity feature is available for the BRK input. The filter feature is available as well but only on STM32F3/F7/L4/U5 devices.

BRK ATCH (or system break)

- In STM32F1/F2/F4/F7 series: this input only gathers the system level fault signals.
- In STM32F0 Series: BRK_ACTH is connected to the system level fault signals and the comparators outputs (1 and 2).
- In STM32F3 Series: BRK_ACTH is connected to the system level fault signals and the comparators (1, 2, 3, 5 and 6).
- In STM32L4 Series: BRK_ACTH is connected to the system level fault signals and the digital filter for sigma delta modulators output (DFSDM).
- STM32U5 system break interconnect sources are CSS, flash and SRAM ECC errors, PVD and core lockup detection.

4

AN4277 Rev 5 9/31

When this input is used, the polarity selection and filter features are not available. It is always active high.

BRK_ACTH is enabled using the same bit as BRK (BKE in TIMx_BDTR, x= 1, 8, 20).

When using BRK_ACTH as break input, the polarity must be configured high. Otherwise, there is no PWM generation independently of the break signal coming from the internal source.

If there are several break input sources, the resulting input signal is an OR between all the input signals.

In the particular case where there is an internal break input signal connected to BRK_ACTH and an external input signal coming through the BKIN pin (BKIN alternate function is enabled), the resulting break input signal is an OR between the signal on BKIN and the internal break signal.

BRK2

- In STM32F3 Series: this input signal is a logical OR between the input signal on BKIN2 pin and the used comparators outputs (1, 2, 3, 4, 5, 6 and 7). If BKIN2 alternate function is disabled (input not used), the resulting break signal is solely related to the comparators.
- In STM32F7 Series: the input signal on BRK2 is connected to the BKIN2 pin.
- In STM32L4 Series: the input signal on BRK2 is a logical OR between the input signals on BKIN2 pin, the used comparator (1 or 2) output and the DFSDM break output if configured.
- In STM32U5 Series: the input signal on BRK2 is a logical OR between comparators (1 or 2) and MDF1.

In STM32L4 Series, it is possible to configure the polarity of each break source in addition except the DFSDM break output to the polarity configuration inside the timer peripheral using BKCMP1P, BKCMP2P, BKINP in TIMx_OR2 register and BK2CMP1P, BK2CMP2P, BK2INP in TIMx_OR3 register.

In STM32U5 Series, it is possible to configure the polarity of each break source in addition except the MDF1 break output to the polarity configuration inside the timer peripheral using BKCMP1P, BKCMP2P, BKINP in TIMx_AF1 register and BK2CMP1P, BK2CMP2P, BK2INP in TIMx_AF2 register.

Figure 1 shows the break feature implementation for TIM1, TIM8 in STM32F0/F1/F2/F4/F7 Series devices.

Figure 2 shows the break feature implementation for TIM1, TIM8 and TIM20 in STM32F3 Series devices.

Figure 3 shows the break feature implementation for TIM1 and TIM8 in STM32L4 Series devices.

Figure 4 shows the break feature implementation for TIM1 and TIM8 in STM32U5 Series devices.

10/31 AN4277 Rev 5

System level fault

COMP1_Output

BRK_ACTH

BKIN
BRK Filter/Polarity

TIM1, 8

PWM
Output

BRK2 Filter/Polarity

MSv41059V2

Figure 1. Break feature implementation in advanced timers for STM32F0/F1/F2/F4/F7
Series devices



AN4277 Rev 5 11/31




Figure 2. Break feature implementation in advanced timers for STM32F3 Series devices







Figure 3. Break feature implementation in advanced timers for STM32L4 Series devices

Figure 4. Break feature implementation in advanced timers for STM32U5 Series devices



577

AN4277 Rev 5 13/31

Bidirectional break inputs

For example in STM32L4 and STM32U5 Series, the timer 1 and timer 8 are featuring bidirectional break input/outputs combining the comparator output (to be configured in open drain) and the Timer BKIN input, as represented in *Figure 5*.

This feature allows information about the global break available for external MCU's with a single-pin.




Figure 5. Output redirection

4.2 TIM15/16/17 break implementation

The source for break BRK channel is an external source connected to one of the BKIN pin (as per selection done in the AFIO controller), with polarity selection and optional digital filtering.

The source for BRK_ACTH is an internal signal coming from:

- comparator output (except STM32Fx).
- clock security system
- lockup of Cortex[®]-M family CPUs
- PVD output
- SRAM ECC/parity error signal
- flash ECC error

BRK

- In STM32F0/F1/F2/F3/F4/F7 series: the input signal on BRK is connected to the BKIN pin.
- In STM32L4 Series: the input signal on BRK is a logical OR between the input signals on BKIN pin, the used comparator (1 or 2) output and the DFSDM break output if configured.
- In STM32U5 Series: the input signal on BRK is a logical OR between BKIN pin, the used comparator (1 or 2) output and MDF1 break output.

The polarity selection feature is available for BRK source.

47/

In STM32L4 Series, it is possible to configure the polarity of each break source in addition except the DFSDM break output to the polarity configuration inside the timer peripheral using BKCMP1P, BKCMP2P, BKINP in TIMx_OR2 register.

In STM32U5 Series, it is possible to configure the polarity of each break source in addition. Thus, except the MDF1 break output to the polarity configuration inside the timer peripheral. This is done using BKCMP1P, BKCMP2P, BKINP in TIMx_AF1 register.

Note: The filter feature is not available in STM32F7x devices.

BRK_ACTH (or system break)

- In STM32F1/L4 Series: this input only gathers the system level fault signals (CSS, PVD output, SRAM parity error and the Hardfault).
- In STM32F3 Series: BRK_ACTH is connected to the system level fault signals and the comparators (1 and 2) for the STM32F37xxx devices and the comparators outputs (3, 5 and 7) for the rest of STM32F3 Series.
- In STM32U5 Series: system break interconnect sources are CSS, flash and SRAM ECC errors, PVD and core lockup detection.

When this input is used, the polarity selection and filter features are not available. It is always active high.

BRK ACTH is enabled using the same bit BRK (BKE in TIMx BDTR, x= 15, 16, 17).

When using BRK_ACTH as break input, the polarity must be configured high. Otherwise, there is no PWM generation independently of the break signal coming from the internal source.


Figure 6 shows the break feature implementation for TIM15, TIM16 and TIM17 in STM32F1 Series devices.

Figure 7 shows the break feature implementation for TIM15, TIM16 and TIM17 in STM32F3 Series devices.

Figure 8 shows the break feature implementation for TIM15, TIM16 and TIM17 in STM32L4 Series devices.

Figure 9 shows the break feature implementation for TIM15, TIM16 and TIM17 in STM32U5 Series devices.

Figure 6. Break feature implementation for TIM15, TIM16 and TIM17 for STM32F1
Series devices




477

AN4277 Rev 5 15/31

COMP1_Output COMP2_Output COMP3_Output COMP5_Output COMP7_Output PVD output CSS clock failure event BRK_ACTH SRAM parity error signal Cortex-M4 LOCKUP output PWM TIM15.16.17 Output BRK Polarity BKIN 🗀 MSv41063V2

Figure 7. Break feature implementation for TIM15, TIM16 and TIM17 for STM32F3
Series devices

Figure 8. Break feature implementation for TIM15, TIM16 and TIM17 for STM32L4
Series devices




- If only an internal break source is used, the polarity must be configured to high in the software.
- If there are several break input sources, the resulting input signal is an OR between all the input signals.
- If both internal break source and BKIN are used, the resulting break signal is an OR between the signal pin and the internal break signal.

16/31 AN4277 Rev 5

If the alternate function AF of the BKIN or BKIN2 pin is not activated, the BRK or the BRK2 is connected to the ground. If the state of the BRK or BRK2 polarity is low, in this case if the break function is enabled, the timer output is disabled. Thus it must to configure the break polarity to high. Only in STM32F1 Series it must to configure the break polarity to low.

Figure 9. Break feature implementation for TIM15, TIM16 and TIM17 in STM32U5 Series devices



5 Break sources summary

Table 5 summarizes the available break sources and their connections externally or internally to timers (1, 8, 20, 15, 16, and 17) break inputs.

Table 5. Break input sources

-	BRK	BRK_ACTH (or system break)	BRK2
External connection to pin	BKIN	No corresponding I/O	BKIN2
Internal connection to	In STM32F3: - Comparators 4 and 7 for TIM1/8/20 - NA for TIM15/16/17 In STM32L4: - Comparators 1 and 2 - DFSDM break output In STM32U5: - Comparators 1 and 2 - MDF1 break output	- Clock failure event generated by CSS - PVD output - RAM parity error signal - Cortex-M4 LOCKUP output (Hardfault) - Comparator outputs (on STM32Fx series)	In STM32F3: - Comparators 1, 2, 3, 4, 5, 6 and 7 In STM32L4: - Comparators 1 and 2 - DFSDM break output. In STM32U5: - Comparators 1 and 2 - MDF1 break output
Polarity feature in case of internal connection	Configurable: active high or active low	Always active high	Configurable: active high or active low
Filter feature in case of internal connection	Available in STM32L4, STM32U5 and available in STM32F3 only for advanced timers	Filter feature is NOT available	Available only in STM32F3, STM32U5 and STM32L4
Polarity feature in case of external break event	Available	NA	Available
Filter feature in case of external break event	Available in STM32F3, STM32F7, STM32U5 and STM32L4	NA	Available only in STM32F3, STM32F7, STM32U5 and STM32L4
Available in	TIM1/8/20/15/16/17	TIM1/8/20/15/16/17	TIM1/8/20 in STM32F3, TIM1/8 in STM32F7, STM32U5 and STM32L4
Resulting break signal in case of parallel external or/and internal break sources	It is an OR between the ex	ternal break signals and the inte	rnal ones

AN4277 Examples

6 Examples


Table 6 shows the PWM output status for TIMx (where x= 1, 8, 20, 15, 16, 17) in response to internal/external break events.

In the following waveforms:

- PWM signal is the reference waveform (internal signal, before BRK protection).
- COMP_OUT signal represents the BRK input signal, in our case it is the comparator output.
- BIN signal is the input signal on BKIN.
- PWM_BRK signal is the resulting PWM signal on the timer output after break detection.

Color legend for Table 5: green = PWM signal, blue = COMP_OUT signal, yellow = BKIN signal, purple = PWM_BRK signal.

Table 6. Scenarios of PWM output status in response to internal/external break events






AN4277 Rev 5 19/31


Examples AN4277

Table 6. Scenarios of PWM output status in response to internal/external break events (continued)



AN4277 Examples

Table 6. Scenarios of PWM output status in response to internal/external break events (continued)





7 Using the break function with other MCU resources

Note:

This section is dealing with the STM32F3 Series, but some parts are also applicable for other STM32 series. Sometimes using analogous resources, such as system level fault instead of BRK ACTH.

7.1 Break function used for over-current protection

The STM32F3 Series microcontroller embeds a set of peripherals designed to resolve common motor control issues by reducing the number of required external components. This section describes how to use these peripherals to implement over-current protection. *Figure 10* shows the over-current protection network that can be implemented using the internal resources of the STM32F3 Series.

RShunt V+

COMP
BRK2
TIM1,8,20

6 PWM

STM32F3xx

MS31664V2

Figure 10. Over-current protection network implemented with STM32F3 Series devices

The principle of this over-current protection mechanism can be summarized as follows:

- The phase current of the motor flows in the power transistor of the inverter bridge and passes through the shunt resistor (R_{Shunt}) producing a voltage drop (V+).
- This voltage drop is compared with a threshold (V-) defining the maximum admissible current.
- If the threshold is exceeded, a break signal stops the PWM generation putting the system in a safe state.

47/

22/31 AN4277 Rev 5

All of these actions can be performed using the internal resources of the STM32F3 Series and, in particular, the embedded comparators and advanced timer break function (BRK2). In the basic implementation, the only external component required is the shunt resistor that must be sized depending on the current to be monitored and the shunt resistor power rating.

The two dotted line boxes in *Figure 10* show the components required to measure current:


- The R1/R2 resistive network to add an offset necessary to measure AC currents.
- An operational amplifier with a built-in gain setting network.

The amplification network can be implemented externally for specific use cases where the built-in gain settings are not adequate.

7.2 Break function used for over-voltage protection

Figure 11 shows the over-voltage protection network that can be implemented using the internal resources of the STM32F3 Series.

Figure 11. Over-voltage protection network implemented with STM32F3 Series devices



In this case, the principle is similar to the one described in Section 7.1:

- A resistive voltage divider provides a signal proportional to the bus voltage.
- This reading is compared to an over-voltage threshold to generate a fault signal.
 See also: Appendix A: How to use the DAC to define thresholds.
- If the threshold is exceeded, a break signal stops the PWM generation putting the system in a safe state.

As mentioned before, these actions can be performed automatically using the internal comparator of the STM32F3 Series. In this case, it is possible to use the second break functionality (BRK) of the advanced timer in order to differentiate the action to perform on the PWM signals in case of an over-current.



AN4277 Rev 5 23/31

In the basic implementation, the only external component required is the voltage divider which must be sized depending on the bus voltage range requested by the target application, so that it never exceeds the MCU's input maximum admissible voltage level.

The dotted line box in Figure 11 shows the components required for the bus voltage measurement. In this case, amplifying the signal V+ is usually not required (the resistive divider is adjusted for full-range reading), so this signal is fed directly to the analog-to-digital converter.

7.3 Using an external emergency signal together with the internal comparator

Commonly in MC applications, gate driver ICs, such as ST's L639x family or Intelligent power modules (IPMs) - such as ST's SLLIMM (small low-loss intelligent molded module) family - have integrated comparators that can protect the inverter (ST's smart shutdown function) while sending an error signal to the microcontroller.

This section shows the possibility to combine these two concepts, as shown in Figure 12, as to enhance by redundancy the functional safety offered by the "break function".

A first option is when the break function is triggered by internal comparators output only: the error signal coming from ICs or IPMs must not be connected to the microcontroller, thus saving the pin. The configuration to set in this case is summarized in the following table.

Description	Register	Bit	Configuration ⁽¹⁾
TIM1/8/20 BRK_ACTH/BRK/BRK2 polarity	TIMx_BDTR	BKP or BK2P	1 (active high)
Comparator output polarity	COMPx_CSR	COMPxPOL	0 (not inverted), comparators input connected as shown in previous sections
TIM1/8/20 BKIN and BKIN2 AF or GPIOXA		-	AF not enabled on BKIN1/2 related pins
TIM1/8/20 BRK and BRK2 enable	TIMX_BDTR	BKE or BK2E	1
COMPx out selection COMPx_CSR COMP		COMPxOUTSEL	0001: TIM1 BRK or TIM1 BRK_ACTH ⁽²⁾ 0010: TIM1 BRK2 0011: TIM8 BRK or TIM8 BRK_ACTH ⁽³⁾ 0100: TIM8 BRK2 0101: TIM1 BRK2 + TIM8 BRK2 1100: TIM20 BRK or TIM20 BRK_ACTH ⁽⁴⁾ 1101: TIM20 BRK2 1110: TIM1 BRK2 + TIM8 BRK2 + TIM20 BRK2

Table 7. Comparator output connected internally to break inputs

24/31 AN4277 Rev 5



Some newer STM32 Series, such as STM32U5 abandoned the use of BRK_ACTH identifier using name system level or internal fault instead. The functionality remains analogous.

^{2.} TIM1 BRK in case of COMP4 and COMP7, or TIM1 BRK_ACTH in case of COMPx, x = 1, 2, 3, 5 and 6.

^{3.} TIM8 BRK in case of COMP4 and COMP7, or TIM8 BRK_ACTH in case of COMPx, x = 1, 2, 3, 5 and 6.

^{4.} TIM20 BRK in case of COMP4 and COMP7, or TIM20 BRK_ACTH in case of COMPx, x= 1, 2, 3, 5 and 6.

On the contrary, the user may prefer to make use of the external error signal in conjunction with the internal one: the result is an OR between the two. Depending on the external comparator logic, the possible configurations to write are summarized in the following tables.

Table 8. Comparator output connected externally to break inputs, with low break polarity

Description	Register	Bit	Configuration
TIM1/8/20 BRK polarity	TIMx_BDTR	ВКР	0 (active low), it means that the external signal goes low during the fault
Comparator output polarity	COMPx_CSR	COMPxPOL	0 (not inverted), comparators input connected as shown in previous sections
TIM1/8/20 BKIN AF	GPIOxAFRL or GPIOxAFRH	-	AF enabled on BKIN pin selected among available
TIM1/8/20 BRK enable	TIMX_BDTR	BKE	1
COMPx out selection	COMPx_CSR	COMPxOUTSEL	0001: TIM1 BRK 0011: TIM8 BRK 1100: TIM20 BRK

Table 9. Comparator output connected externally to break inputs, with high break polarity

Description	Register	Bit	Configuration
TIM1/8/20 BRK/BRK2 polarity	TIMx_BDTR	BKP or BK2P	1 (active high), it means that the external signal goes high during the fault
Comparator output polarity	COMPx_CSR	COMPxPOL	0 (not inverted), comparators input connected as shown in previous sections
TIM1/8/20 BKIN/BKIN2 AF	GPIOxAFRL or GPIOxAFRH	-	AF enabled on BKIN/BKIN2 pin selected among available
TIM1/8/20 BRK/BRK2 enable	TIMX_BDTR	BKE or BK2E	1
COMPx out selection	COMPx_CSR	COMPxOUTSEL	0001: TIM1 BRK 0010: TIM1 BRK2 0011: TIM8 BRK 0100: TIM8 BRK2 0101: TIM1 BRK2 + TIM8 BRK2 1100: TIM20 BRK 1101: TIM20 BRK2 1110: TIM1 BRK2 + TIM8 BRK2 + TIM20 BRK2

The comparators output can be optionally enabled as alternate function on the related GPIO pin, in push-pull or open-drain mode, for signaling to other devices or for debugging purposes.






Figure 12. Combining external and internal protection concept

7.4 Filtering the break input

Programmable filters are available to prevent break functions of advanced timers from being triggered on spurious events (switching noise for instance).

The digital filter feature is available on BRK and BRK2. It is not available on BRK_ACTH.

That means that the digital filter is:

- available when the break source is external and comes from the external inputs BKIN/BKIN2
- available when the break source is internal and connected to BRK or BRK2,
- not available when the break source is internal and connected to BRK_ACTH.

26/31 AN4277 Rev 5

7.5 Locking the selected configuration

Electrical motor drives require a high level of reliability and robustness for the potential damages that may be caused in case of failure.

To increase robustness against software runaways, the STM32F3 Series microcontroller comes with a chain of peripherals featuring the lock feature, beginning from the mode of the GPIO pins used for sensing through comparators, operational amplifiers (opamp) and advanced timers, down to the GPIO pins used for driving, as shown in *Figure 13*.

In particular, BRK and BRK2 configurations can be locked using the LOCK bits in TIMx_BDTR register. At least LOCK level 1 is recommended to freeze DTG/BKE/BKP/AOE/BKF/BK2F/BK2E/BK2P bits in TIMx_BDTR register and OISx/OISxN bits in TIMx_CR2 register until the next reset.




Figure 13. Comparator chain configuration locking

5

AN4277 Rev 5 27/31

Table 10 summarizes the recommended settings for comparators.

Table 10. Register locking mechanism

Peripheral	Feature	Register	Comment
GPIO Port x, pin y	Inverting input, pin mode selection	GPIOx_MODER register, MODERy bit to be configured in analog mode	-
GPIO Port x, pin y	GPIO Port x, pin y Inverting input, pin configuration locking GPIOx_LCKR ru write sequence LCKy bit		MODERy bit (in GPIOx_MODER register) now frozen until next reset
GPIO Port w, pin z	Non inverting input, pin mode selection	GPIOw_MODER register, MODERz bit to be configured in analog mode	Not needed if an internal reference is selected
GPIO Port w, pin z	Non inverting input, pin configuration locking	GPIOw_LCKR register, specific write sequence coded with LCKz bit	MODERz bit (in GPIOw_MODER register) now frozen until next reset
TIMER 1/8/20	BKIN / BKIN2 configuration locking	TIMx_BDTR register, LOCK bits	LOCK level 1 (at least) recommended: DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register frozen until next reset




Appendix A How to use the DAC to define thresholds

Concerning the network shown in *Figure 10* and *Figure 11*, it is important to properly set the comparator inverting input voltage (V-) to define the threshold levels for over-current protection and over-voltage protection.

As shown in *Figure 14* below, in the STM32F3 Series microcontroller it is possible to set three different sources as inverting input for the comparator:

- an external reference (GPIO)
- a fixed internal reference (Vref, ¾ Vref, ½ Vref, ¼ Vref)
- a programmable internal reference (DAC)

Figure 14. Inverting input selection



Practical example: over-current protection using the offset network

This is the case of *Figure 10* when the components inside the dotted line boxes are present. In this case, the formula to compute the over-current threshold is the following:

Equation 1

$$I_{th} = \frac{V^{\text{-}} - \left(V_{dd} \times \frac{R_2}{R_1 + R_2}\right)}{R_{shunt} \times \left(\frac{R_1}{R_1 + R_2}\right)}$$

Usually the R_1 and R_2 values are used to satisfy the current measurement needs. It is clear that using the internal reference for V^- can lead to a threshold value I_{th} which is not exactly coincident with the required one. As explained in this practical example, the internal reference can be used only when there is no need to fine-tune the over-current threshold. Otherwise, it is necessary to use the external reference or the variable internal reference. The latter is recommended, because it does not require any external components.

The STM32F3 Series microcontroller includes two 12-bit DAC channels that can be used for this purpose. For three-phase motor drives, it is possible to group three comparators to protect each leg of the inverter bridge versus over-current by setting the same DAC channel for all three inverter inputs.

The same can be done in case of dual motor control with also having the possibility to define two different levels of protection, one for each motor.



AN4277 Rev 5 29/31

Revision history AN4277

Revision history

Table 11. Document revision history

Date	Revision	Changes
25-Nov-2013	1	Initial release.
05-Mar-2015	2	Updated cover page with STM32F3 Series and adding RM references. Updated the whole document adding TIM20 and replacing STM32F30x/31 x by STM32F3 Series. Updated Section 1: Break function overview adding Table 3: Peripherals availability per STM32 devices. Updated Figure 1: Break feature implementation for TIM1, TIM8 and TIM20. Updated Figure 11: Comparator chain configuration locking. Updated Table 9: Register locking mechanism.
30-Jun-2015	3	Updated Section 2.2: TIM15/16/17 break implementation removing the filter feature in BRK and BRK_ACTH paragraphs. Updated Figure 5: Break feature implementation for TIM15, TIM16 and TIM17 for STM32F1 Series devices replacing filter/polarity by polarity. Updated Table 4: Break input sources adding "NA for TIM15/16/17" for 2 lines in BRK column.
03-May-2016	4	Updated cover page title and introduction with the application note applying to STM32 devices. Added Table 1: Applicable products. Updated Section 1: Break function overview. Added Table 2: Timers and break input availability in STM32 devices. Updated Table 3: Peripherals availability per STM32 devices. Updated Section 2: Break implementation. Updated Figure 1, Figure 2, Figure 3, Figure 5, Figure 6 and Figure 7. Updated Table 4: Break input sources. Updated Table 5: Scenarios of PWM output status in response to internal/external break events. Updated Section 5: Using the break function with other MCU resources adding a note. Updated Section: BRK_ATCH. Added Section: Bidirectional break inputs. Added Figure 4: Output redirection.
09-Mar-2022	5	Updated all document with STM32U Series in: Section 1: General information Section 4: Break implementation Section 5: Break sources summary Section 7: Using the break function with other MCU resources Added: Figure 4: Break feature implementation in advanced timers for STM32U5 Series devices Figure 9: Break feature implementation for TIM15, TIM16 and TIM17 in STM32U5 Series devices

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved



AN4277 Rev 5 31/31