

Khoa học / Khoa học máy tính / Kiến trúc máy tính


CEA 201 - Full

21 đang học 4.8 (71 đánh giá)

Những người khác cũng đã xem các sách giáo khoa sau



**Engineering Electromagnetics**  
8th Edition - ISBN: 9780077418823  
John Buck, William Hayt  
483 lời giải



[Tìm kiếm sách giáo khoa hoặc câu hỏi](#)

Học sinh cũng đã xem các học phần:

**SI 104 - FULL**  
Giáo viên 264 thuật ngữ  
ThuTTHE153251 [Xem trước](#)

**CEA201**  
420 thuật ngữ  
Thaycacac [Xem trước](#)

**CSI Test study**  
Giáo viên 26 thuật ngữ  
AllenNumber [Xem trước](#)

**Cê ét A**  
Giáo viên  
nc8

Thuật ngữ trong học phần này (600)

D	The _____ enables the RAM chip to preposition bits to be placed on the data bus as rapidly as possible. A. Flash memory B. Hamming code C. RamBus D. Buffer
F	I/O channels are commonly seen on microcomputers, whereas I/O controllers are used on mainframes. (T/F)
F	With isolated I/O there is a single address space for memory locations and I/O devices. (T/F)
C	The _____ layer is the key to the operation of Thunderbolt and what makes it attractive as a high-speed peripheral I/O technology. A. cable B. application C. common transport D. physical

B	<p>A _____ is a PLD featuring a general structure that allows very high logic capacity and offers more narrow logic resources and a higher ration of flip-flops to logic resources than do CPLDs.</p> <p>A. SPLD B. FPGA C. PAL D. PLA</p>
F	<p>A high-level language expresses operations in a basic form involving the movement of data to or from registers.</p> <p>(T/F)</p>
A	<p>_____ instructions are needed to transfer programs and data into memory and the results of computations back out to the user.</p> <p>A. I/O B. Transfer C. Control D. Branch</p>
B	<p>The entire set of parameters, including return address, which is stored for a procedure invocation is referred to as a _____.</p> <p>A. branch B. stack frame C. pop D. push</p>
T	<p>With direct addressing, the length of the address field is usually less than the word length, thus limiting the address range.</p> <p>(T/F)</p>
F	<p>Register indirect addressing uses the same number of memory references as indirect addressing.</p> <p>(T/F)</p>
F	<p>Three of the most common uses of stack addressing are relative addressing, base-register addressing, and indexing.</p> <p>(T/F)</p>
T	<p>The method of calculating the EA is the same for both base-register addressing and indexing.</p> <p>(T/F)</p>
F	<p>Typically an instruction set will include both preindexing and postindexing.</p> <p>(T/F)</p>
T	<p>The base with index and displacement mode sums the contents of the base register, the index register, and a displacement to form the effective address.</p> <p>(T/F)</p>
F	<p>For addresses that reference memory the range of addresses that can be referenced is not related to the number of address bits.</p> <p>(T/F)</p>
B	<p>The advantage of _____ is that no memory reference other than the instruction fetch is required to obtain the operand.</p> <p>A. direct addressing B. immediate addressing C. register addressing D. stack addressing</p>

A	<p>For the _____ mode, the operand is included in the instruction.</p> <p>A. immediate</p> <p>B. base</p> <p>C. register</p> <p>D. displacement</p>
D	<p>The only form of addressing for branch instructions is _____ addressing.</p> <p>A. register</p> <p>B. relative</p> <p>C. base</p> <p>D. immediate</p>
B	<p>_____ is a principle by which two variables are independent of each other.</p> <p>A. Opcode</p> <p>B. Orthogonality</p> <p>C. Completeness</p> <p>D. Autoindexing</p>
C	<p>The _____ was designed to provide a powerful and flexible instruction set within the constraints of a 16-bit minicomputer.</p> <p>A. PDP-1</p> <p>B. PDP-8</p> <p>C. PDP-11</p> <p>D. PDP-10</p>
A	<p>The _____ byte consists of three fields: the Scale field, the Index field and the Base field.</p> <p>A. SIB</p> <p>B. VAX</p> <p>C. PDP-11</p> <p>D. ModR/M</p>
T	<p>Interrupt processing allows an application program to be suspended in order that a variety of interrupt conditions can be serviced and later resumed.</p> <p>(T/F)</p>
C	<p>The _____ contains a word of data to be written to memory or the word most recently read.</p> <p>A. MAR</p> <p>B. PC</p> <p>C. MBR</p> <p>D. IR</p>
A	<p>The _____ determines the opcode and the operand specifiers.</p> <p>A. decode instruction</p> <p>B. fetch operands</p> <p>C. calculate operands</p> <p>D. execute instruction</p>
A	<p>A _____ is a small, very-high-speed memory maintained by the instruction fetch stage of the pipeline and containing the n most recently fetched instructions in sequence.</p> <p>A. loop buffer</p> <p>B. delayed branch</p> <p>C. multiple stream</p> <p>D. branch prediction</p>

C	<p>The _____ is a small cache memory associated with the instruction fetch stage of the pipeline.</p> <p>A. dynamic branch B. loop table C. branch history table D. flag</p>
A	<p>The OS usually runs in _____.</p> <p>A. supervisor mode B. abort mode C. undefined mode D. fast interrupt mode</p>
F	<p>When using graph coloring, nodes that share the same color cannot be assigned to the same register. (T/F)</p>
A	<p>The Patterson study examined the dynamic behavior of _____ programs, independent of the underlying architecture.</p> <p>A. HLL B. RISC C. CISC D. all of the above</p>
D	<p>The first commercial RISC product was _____.</p> <p>A. SPARC B. CISC C. VAX D. the Pyramid</p>
A	<p>_____ instructions are used to position quantities in registers temporarily for computational operations.</p> <p>A. Load-and-store B. Window C. Complex D. Branch</p>
B	<p>A _____ instruction can be used to account for data and branch delays.</p> <p>A. SUB B. NOOP C. JUMP D. all of the above</p>
C	<p>The instruction location immediately following the delayed branch is referred to as the _____.</p> <p>A. delay load B. delay file C. delay slot D. delay register</p>
F	<p>In the scalar organization there are multiple functional units, each of which is implemented as a pipeline and provides a degree of parallelism by virtue of its pipelined structure. (T/F)</p>
F	<p>Machine parallelism exists when instructions in a sequence are independent and thus can be executed in parallel by overlapping. (T/F)</p>

A	<p>_____ indicates whether this micro-op is scheduled for execution, has been dispatched for execution, or has completed execution and is ready for retirement.</p> <p>A. State B. Memory address C. Micro-op D. Alias register</p>
A	<p>_____ is determined by the number of instructions that can be fetched and executed at the same time and by the speed and sophistication of the mechanisms that the processor uses to find independent instructions.</p> <p>A. Machine parallelism B. Instruction-level parallelism C. Output dependency D. Procedural dependency</p>
C	<p>_____ is used in scalar RISC processors to improve the performance of instructions that require multiple cycles.</p> <p>A. In-order completion B. In-order issue C. Out-of-order completion D. Out-of-order issue</p>
C	<p>Utilizing a branch target buffer (BTB), the _____ uses a dynamic branch prediction strategy based on the history of recent executions of branch instructions.</p> <p>A. 486 B. Pentium C. Pentium 4 D. Pentium Pro</p>
F	<p>The main drawback of the bus organization is reliability.</p>
T	<p>An L1 cache that does not connect directly to the bus cannot engage in a snoopy protocol.</p>
F	<p>With a write-update protocol there can be multiple readers but only one writer at a time.</p>
F	<p>The function of switching applications and data resources over from a failed system to an alternative system in the cluster is referred to as failback.</p>
T	<p>The objective with NUMA is to maintain a transparent system wide memory while permitting multiple multiprocessor nodes, each with its own bus or other internal interconnect system.</p>
F	<p>Snoopy protocols are not suitable for a bus-based multiprocessor.</p>
a	<p>_____ causes results issuing from one functional unit to be fed immediately into another functional unit and so on.</p> <p>a.Chaining b.Rollover c.Passive standby d.Pipelining</p>
a	<p>With _____ instructions are simultaneously issued from multiple threads to the execution units of a superscalar processor.</p> <p>a.SMT b.single-threaded scalar c.coarse-grained multithreading d.chip multiprocessing</p>

c	<p>The _____ contains control fields, such as the vector count, that determine how many elements in the vector registers are to be processed.</p> <p>a.vector-mask register b.vector-activity count c.vector-status register d.vector-instruction register</p>
d	<p>Replicating the entire processor on a single chip with each processor handling separate threads is _____.</p> <p>a.interleaved multithreading b.blocked multithreading c.simultaneous multithreading d.chip multiprocessing</p>
c	<p>A _____ is a dispatchable unit of work within a process that includes a processor context and its own data area for a stack.</p> <p>a.process b.process switch c.thread d.thread switch</p>
b	<p>An operation that switches the processor from one process to another by saving all the process control data, register, and other information for the first and replacing them with the process information for the second is:</p> <p>a.resource ownership switch b.process switch c.thread switch d.cluster switch</p>
c	<p>Hardware-based solutions are generally referred to as cache coherence _____.</p> <p>a.clusters b.streams c.protocols d.vectors</p>
a	<p>A _____ problem arises when multiple copies of the same data can exist in different caches simultaneously, and if processors are allowed to update their own copies freely, an inconsistent view of memory can result.</p> <p>a.cache coherence b.cluster c.failover d.failback</p>
b	<p>With no multithreading, _____ is the simple pipeline found in traditional RISC and CISC machines.</p> <p>a.superscalar b.single-threaded scalar c.blocked multithreaded scalar d.interleaved multithreaded scalar</p>
c	<p>Uniprocessors fall into the _____ category of computer systems.</p> <p>a.MIMD b.SIMD c.SISD d.MISD</p>

a	<p>Vector and array processors fall into the _____ category of computer systems.</p> <p>a.SIMD b.SISD c.MISD d.MIMD</p>
b	<p>A taxonomy first introduced by _____ is still the most common way of categorizing systems with parallel processing capability.</p> <p>a.Randolph b.Flynn c.von Neuman d.Desai</p>
T	<p>Even if an individual application does not scale to take advantage of a large number of threads, it is still possible to gain from multicore architecture by running multiple instances of the application in parallel. (T/F)</p>
F	<p>With hybrid threading each major module is single threaded and the principal coordination involves synchronizing all the threads with a timeline thread. (T/F)</p>
T	<p>The ARM11 MPCore is an example of the L1 cache being divided into instruction and data caches. (T/F)</p>
T	<p>An advantage of using a shared L2 cache on the chip is that data shared by multiple cores is not replicated at the shared cache level. (T/F)</p>
A	<p>With _____, register banks are replicated so that multiple threads can share the use of pipeline resources.</p> <p>A. SMT B. pipelining C. scalar D. superscalar</p>
B	<p>One way to control power density is to use more of the chip area for _____.</p> <p>A. multicore B. cache memory C. silicon D. resistors</p>
A	<p>Lotus Domino or Siebel CRM are examples of _____ applications.</p> <p>A. threaded B. multi-process C. Java D. multi-instance</p>
D	<p>Oracle database, SAP, and PeopleSoft are examples of _____ applications.</p> <p>A. Java B. multithreaded native C. multi-instance D. multi-process</p>

C	<p>_____ applications that can benefit directly from multicore resources include application servers such as Sun's Java Application Server, BEA's Weblogic, IBM's Websphere, and the open-source Tomcat application server.</p> <p>A. Multi-instance B. Multi-process C. Java D. Threaded</p>
A	<p>Putting rendering on one processor, AI on another, and physics on another is an example of _____ threading.</p> <p>A. coarse B. multi-instance C. fine-grained D. hybrid</p>
B	<p>A loop that iterates over an array of data can be split up into a number of smaller parallel loops in individual threads that can be scheduled in parallel when using _____ threading.</p> <p>A. multi-process B. fine-grained C. hybrid D. coarse</p>
D	<p>The _____ is an example of splitting off a separate, shared L3 cache, with dedicated L1 and L2 caches for each core processor.</p> <p>A. IBM 370 B. ARM11 MPCore C. AMD Opteron D. Intel Core i7</p>
C	<p>The _____ connects to the external bus, known as the Front Side Bus, which connects to main memory, I/O controllers, and other processor chips.</p> <p>A. L2 B. APIC C. bus interface D. all of the above</p>
B	<p>The Intel Core i7-990X, introduced in 2008, implements _____ x86 SMT processors, each with a dedicated L2 cache, and with a shared L3 cache.</p> <p>A. 2 B. 4 C. 6 D. 8</p>
B	<p>Processors are called _____.</p> <p>A. dies B. cores C. QPI D. interconnects</p>
A	<p>The _____ feature enables moving dirty data from one CPU to another without writing to L2 and reading the data back in from external memory.</p> <p>A. migratory lines B. DDI C. VFP unit D. IPIs</p>
F	<p>A microprogrammed control unit is a relatively complex logic circuit.</p>



F	The advantage of horizontal microinstructions is that they are more compact than vertical microinstructions, at the expense of a small additional amount of logic and time delay.
T	The degree of packing relates to the degree of identification between a given control task and specific microinstruction bits.
F	The PDP-11 is the first member of the LSI-11 family that was offered as a single board processor.
T	The TI 8800 Software Development Board is a microprogrammable 32-bit computer card that fits into an IBM PC-compatible host computer.
A	Qn=1 The term microprogram was first coined by _____ in the early 1950s. a. M.V. Wilkes b. D. Siewiorek c. M. Sebern d. S. Tucker
A	Qn=8 The terms _____ microprogramming are used to suggest the degree of closeness to the underlying control signals and hardware layout. a. hard/soft b. horizontal/vertical c. direct/indirect d. packed/unpacked
B	Qn=9 With _____ encoding one field is used to determine the interpretation of another field. a. resource b. indirect c. direct d. functional
C	Qn=11 The standard IBM 3033 control memory consists of _____ words. a. 2K b. 8K c. 4K d. 16K
F	Knowing the machine instruction set does not play a part in knowing the functions that the processor must perform.
F	The sequence of instruction cycles are always the same as the written sequence of instructions that make up the program.
T	All of the Pentium processors include two on-chip L1 caches, one for data and one for instructions. (T/F)
C	The Pentium 4 _____ component executes micro-operations, fetching the required data from the L1 data cache and temporarily storing results in registers. A. Fetch/decode unit B. Out-of-order execution logic C. Execution unit D. Memory subsystem
T	All DRAMs require a refresh operation. (T/F)

B	In a _____, binary values are stored using traditional flip-flop logic-gate configurations. A. ROM B. SRAM C. DRAM D. RAM
A	With _____ the microchip is organized so that a section of memory cells are erased in a single action. A. Flash memory B. SDRAM C. DRAM D. EEPROM
B	The _____ exchanges data with the processor synchronized to an external clock signal and running at the full speed of the processor/memory bus without imposing wait states. A. DDR-DRAM B. SDRAM C. CDRAM D. None of the above
A	_____ increases the data transfer rate by increasing the operational frequency of the RAM chip and by increasing the prefetch buffer from 2 bits to 4 bits per chip. A. DDR2 B. RDRAM C. CDRAM D. DDR3
A	Theoretically, a DDR module can transfer data at a clock rate in the range of _____ MHz. A. 200 to 600 B. 400 to 1066 C. 600 to 1400 D. 800 to 1600
B	A DDR3 module transfers data at a clock rate of _____ MHz. A. 600 to 1200 B. 800 to 1600 C. 1000 to 2000 D. 1500 to 3000
F	During a read or write operation, the head rotates while the platter beneath it stays stationary. (T/F)
F	The width of a track is double that of the head. (T/F)
T	There are typically hundreds of sectors per track and they may be either fixed or variable lengths. (T/F)
T	A bit near the center of a rotating disk travels past a fixed point slower than a bit on the outside. (T/F)
F	The disadvantage of using CAV is that individual blocks of data can only be directly addressed by track and sector. (T/F)

C	<p>Greater ability to withstand shock and damage, improvement in the uniformity of the magnet film surface to increase disk reliability, and a significant reduction in overall surface defects to help reduce read-write errors, are all benefits of _____.</p> <p>a. magnetic read and write mechanisms b. platters c. the glass substrate d. a solid state drive</p>
B	<p>The disadvantage of _____ is that the amount of data that can be stored on the long outer tracks is only the same as what can be stored on the short inner tracks.</p> <p>a. SSD b. CAV c. ROM d. CLV</p>
A	<p>The sum of the seek time and the rotational delay equals the _____, which is the time it takes to get into position to read or write.</p> <p>a. access time b. gap time c. transfer time d. constant angular velocity</p>
C	<p>_____ is when the disk rotates more slowly for accesses near the outer edge than for those near the center.</p> <p>a. Constant angular velocity (CAV) b. Magnetoresistive c. Constant linear velocity (CLV) d. Seek time</p>
T	<p>The disadvantage of the software poll is that it is time consuming. (T/F)</p>
F	<p>With a daisy chain the processor just picks the interrupt line with the highest priority. (T/F)</p>
F	<p>The rotating interrupt mode allows the processor to inhibit interrupts from certain devices. (T/F)</p>
F	<p>A multipoint external interface provides a dedicated line between the I/O module and the external device. (T/F)</p>
B	<p>The _____ contains logic for performing a communication function between the peripheral and the bus.</p> <p>A. I/O channel B. I/O module C. I/O processor D. I/O command</p>
C	<p>The I/O function includes a _____ requirement to coordinate the flow of traffic between internal resources and external devices.</p> <p>A. cycle B. status reporting C. control and timing D. data</p>

A	<p>An I/O module that takes on most of the detailed processing burden, presenting a high-level interface to the processor, is usually referred to as an _____.</p> <p>A. I/O channel B. I/O command C. I/O controller D. device controller</p>
D	<p>The Thunderbolt protocol _____ layer is responsible for link maintenance including hot-plug detection and data encoding to provide highly efficient data transfer.</p> <p>A. cable B. application C. common transport D. physical</p>
B	<p>The _____ contains I/O protocols that are mapped on to the transport layer.</p> <p>A. cable B. application C. common transport D. physical</p>
A	<p>A _____ is used to connect storage systems, routers, and other peripheral devices to an InfiniBand switch.</p> <p>A. target channel adapter B. InfiniBand switch C. host channel adapter D. subnet</p>
D	<p>A _____ connects InfiniBand subnets, or connects an InfiniBand switch to a network such as a local area network, wide area network, or storage area network.</p> <p>A. memory controller B. TCA C. HCA D. router</p>
T	<p>Privileged instructions are certain instructions that are designated special and can be executed only by the monitor. (T/F)</p>
F	<p>With demand paging it is necessary to load an entire process into main memory. (T/F)</p>
C	<p>A _____ is a collection of memory regions.</p> <p>A. APX B. nucleus C. domain D. page table</p>
B	<p>The OS maintains a _____ for each process that shows the frame location for each page of the process.</p> <p>A. kernel B. page table C. TLB D. logical address</p>
T	<p>One drawback of sign-magnitude representation is that there are two representations of 0.</p>
F	<p>For base 2 representation, a normal number is one in which the most significant bit of the significand is zero.</p>
F	<p>Overflow is a less serious problem because the result can generally be satisfactorily approximated by 0.</p>

sign extension	<p>Moving the sign bit to the new leftmost position and filling in with copies of the sign bit is called ____.</p> <p>a. sign extension b. range extension c. bit extension d. partial extension</p>
Subnormal numbers	<p>_____ are included in IEEE 754 to handle cases of exponent underflow.</p> <p>a. Subnormal numbers b. Guard bits c. Normal numbers d. Radix points</p>
F	<p>Claude Shannon, a research assistant in the Electrical Engineering Department at M.I.T., proposed the basic principles of Boolean algebra. (T/F)</p>
F	<p>Logical functions are implemented by the interconnection of decoders. (T/F)</p>
A	<p>A ____ is an electronic circuit that produces an output signal that is a simple Boolean operation on its input signals.</p> <p>A. gate B. decoder C. counter D. flip-flop</p>
D	<p>Which of the following is a functionally complete set?</p> <p>A. AND, NOT B. NOR C. AND, OR, NOT D. all of the above</p>
B	<p>For more than four variables an alternative approach is a tabular technique referred to as the _____ method.</p> <p>A. DeMorgan B. Quine-McCluskey C. Karnaugh map D. Boole-Shannon</p>
A	<p>_____ are used in digital circuits to control signal and data routing.</p> <p>A. Multiplexers B. Program counters C. Flip-flops D. Gates</p>
C	<p>_____ is implemented with combinational circuits.</p> <p>A. Nano memory B. Random access memory C. Read only memory D. No memory</p>
B	<p>A _____ accepts and/or transfers information serially.</p> <p>A. S-R latch B. shift register C. FPGA D. parallel register</p>

C	Counters can be designated as _____. A. asynchronous B. synchronous C. both asynchronous and synchronous D. neither asynchronous or synchronous
A	The _____ table provides the value of the next output when the inputs and the present output are known, which is exactly the information needed to design the counter or any sequential circuit. A. excitation B. Kenough C. J-K flip-flop D. FPGA
T	The operation to be performed is specified by a binary code known as the operation code. (T/F)
T	The instruction set is the programmer's means of controlling the processor. (T/F)
F	Not all machine languages include numeric data types. (T/F)
B	A(n) _____ expresses operations in a concise algebraic form using variables. A. opcode B. high-level language C. machine language D. register
D	_____ instructions provide computational capabilities for processing number data. A. Boolean B. Logic C. Memory D. Arithmetic
C	The x86 data type that is a signed binary value contained in a byte, word, or doubleword, using twos complement representation is _____. A. general B. ordinal C. integer D. packed BCD
A	The _____ instruction includes an implied address. A. skip B. rotate C. stack D. push
D	Which of the following is a true statement? A. a procedure can be called from more than one location B. a procedure call can appear in a procedure C. each procedure call is matched by a return in the called program D. all of the above
A	Which ARM operation category includes logical instructions (AND, OR, XOR), add and subtract instructions, and test and compare instructions? A. data-processing instructions B. branch instructions C. load and store instructions D. extend instructions

C	<p>In the ARM architecture only _____ instructions access memory locations.</p> <p>A. data processing</p> <p>B. status register access</p> <p>C. load and store</p> <p>D. branch</p>
D	<p>Which data type is defined in MMX?</p> <p>A. packed byte</p> <p>B. packed word</p> <p>C. packed doubleword</p> <p>D. all of the above</p>
B	<p>A branch instruction in which the branch is always taken is _____.</p> <p>A. conditional branch</p> <p>B. unconditional branch</p> <p>C. jump</p> <p>D. bi-endian</p>
T	<p>The value of the mode field determines which addressing mode is to be used.</p> <p>(T/F)</p>
F	<p>In a system without virtual memory, the effective address is a virtual address or a register.</p> <p>(T/F)</p>
T	<p>The disadvantage of immediate addressing is that the size of the number is restricted to the size of the address field.</p> <p>(T/F)</p>
T	<p>Register addressing is similar to direct addressing with the only difference being that the address field refers to a register rather than a main memory address.</p> <p>(T/F)</p>
T	<p>The x86 is equipped with a variety of addressing modes intended to allow the efficient execution of high-level languages.</p> <p>(T/F)</p>
T	<p>The memory transfer rate has not kept up with increases in processor speed.</p> <p>(T/F)</p>
T	<p>The principal price to pay for variable-length instructions is an increase in the complexity of the processor.</p> <p>(T/F)</p>
T	<p>One advantage of linking the addressing mode to the operand rather than the opcode is that any addressing mode can be used with any opcode.</p> <p>(T/F)</p>
D	<p>The principal advantage of _____ addressing is that it is a very simple form of addressing.</p> <p>A. displacement</p> <p>B. register</p> <p>C. stack</p> <p>D. direct</p>
A	<p>_____ has the advantage of large address space, however it has the disadvantage of multiple memory references.</p> <p>A. Indirect addressing</p> <p>B. Direct addressing</p> <p>C. Immediate addressing</p> <p>D. Stack addressing</p>

C	<p>The advantages of _____ addressing are that only a small address field is needed in the instruction and no time-consuming memory references are required.</p> <p>A. direct B. indirect C. register D. displacement</p>
B	<p>_____ has the advantage of flexibility, but the disadvantage of complexity.</p> <p>A. Stack addressing B. Displacement addressing C. Direct addressing D. Register addressing</p>
A	<p>For _____, the address field references a main memory address and the referenced register contains a positive displacement from that address.</p> <p>A. indexing B. base-register addressing C. relative addressing D. all of the above</p>
C	<p>Indexing performed after the indirection is _____.</p> <p>A. relative addressing B. autoindexing C. postindexing D. preindexing</p>
D	<p>Which of the following interrelated factors go into determining the use of the addressing bits?</p> <p>A. number of operands B. number of register sets C. address range D. all of the above</p>
C	<p>All instructions in the ARM architecture are _____ bits long and follow a regular format.</p> <p>A. 8 B. 16 C. 32 D. 64</p>
D	<p>_____ is a design principle employed in designing the PDP-10 instruction set.</p> <p>A. Orthogonality B. Completeness C. Direct addressing D. All of the above</p>
T	<p>The processor needs to store instructions and data temporarily while an instruction is being executed. (T/F)</p>
F	<p>The control unit (CU) does the actual computation or processing of data. (T/F)</p>
T	<p>Within the processor there is a set of registers that function as a level of memory above main memory and cache in the hierarchy. (T/F)</p>
T	<p>Condition codes facilitate multiway branches. (T/F)</p>



F	The allocation of control information between registers and memory are not considered to be a key design issue. (T/F)
T	Instruction pipelining is a powerful technique for enhancing performance but requires careful design to achieve optimum results with reasonable complexity. (T/F)
T	The cycle time of an instruction pipeline is the time needed to advance a set of instructions one stage through the pipeline. (T/F)
F	A control hazard occurs when two or more instructions that are already in the pipeline need the same resource. (T/F)
T	One of the major problems in designing an instruction pipeline is assuring a steady flow of instructions to the initial stages of the pipeline. (T/F)
T	The predict-never-taken approach is the most popular of all the branch prediction methods. (T/F)
T	It is possible to improve pipeline performance by automatically rearranging instructions within a program so that branch instructions occur later than actually desired. (T/F)
F	An interrupt is generated from software and it is provoked by the execution of an instruction. (T/F)
T	While the processor is in user mode the program being executed is unable to access protected system resources or to change mode, other than by causing an exception to occur. (T/F)
T	The exception modes have full access to system resources and can change modes freely. (T/F)
C	_____ are a set of storage locations. A. Processors B. PSWs C. Registers D. Control units
A	The _____ controls the movement of data and instructions into and out of the processor. A. control unit B. ALU C. shifter D. branch
B	_____ registers may be used only to hold data and cannot be employed in the calculation of an operand address. A. General purpose B. Data C. Address D. Condition code

B	<p>_____ are bits set by the processor hardware as the result of operations.</p> <p>A. MIPS</p> <p>B. Condition codes</p> <p>C. Stacks</p> <p>D. PSWs</p>
D	<p>The _____ contains the address of an instruction to be fetched.</p> <p>A. instruction register</p> <p>B. memory address register</p> <p>C. memory buffer register</p> <p>D. program counter</p>
D	<p>_____ is a pipeline hazard.</p> <p>A. Control</p> <p>B. Resource</p> <p>C. Data</p> <p>D. All of the above</p>
B	<p>A _____ hazard occurs when there is a conflict in the access of an operand location.</p> <p>A. resource</p> <p>B. data</p> <p>C. structural</p> <p>D. control</p>
B	<p>The _____ stage includes ALU operations, cache access, and register update.</p> <p>A. decode</p> <p>B. execute</p> <p>C. fetch</p> <p>D. write back</p>
C	<p>_____ is used for debugging.</p> <p>A. Direction flag</p> <p>B. Alignment check</p> <p>C. Trap flag</p> <p>D. Identification flag</p>
D	<p>The ARM architecture supports _____ execution modes.</p> <p>A. 2</p> <p>B. 8</p> <p>C. 11</p> <p>D. 7</p>
T	<p>Microprogramming eases the task of designing and implementing the control unit and provides support for the family concept.</p> <p>(T/F)</p>
T	<p>Pipelining is a means of introducing parallelism into the essentially sequential nature of a machine-instruction program.</p> <p>(T/F)</p>
F	<p>The major cost in the life cycle of a system is hardware.</p> <p>(T/F)</p>
T	<p>It is common for programs, both system and application, to continue to exhibit new bugs after years of operation.</p> <p>(T/F)</p>
F	<p>Procedure calls and returns are not important aspects of HLL programs.</p> <p>(T/F)</p>

T	The register file employs much shorter addresses than addresses for cache and memory. (T/F)
T	To handle any possible pattern of calls and returns the number of register windows would have to be unbounded. (T/F)
F	Cache memory is a much faster memory than the register file. (T/F)
T	The cache is capable of handling global as well as local variables. (T/F)
T	With simple, one cycle instructions, there is little or no need for microcode. (T/F)
T	Almost all RISC instructions use simple register addressing. (T/F)
T	RISC processors are more responsive to interrupts because interrupts are checked between rather elementary operations. (T/F)
T	Unrolling can improve performance by increasing instruction parallelism by improving pipeline performance. (T/F)
B	_____ determines the control and pipeline organization. A. Calculation B. Execution sequencing C. Operations performed D. Operands used
C	_____ is the fastest available storage device. A. Main memory B. Cache C. Register storage D. HLL
D	Which stage is required for load and store operations? A. I B. E C. D D. all of the above
A	A tactic similar to the delayed branch is the _____, which can be used on LOAD instructions. A. delayed load B. delayed program C. delayed slot D. delayed register
D	All MIPS R series processor instructions are encoded in a single _____ word format. A. 4-bit B. 8-bit C. 16-bit D. 32-bit

B	<p>A _____ architecture is one that makes use of more, and more fine-grained pipeline stages.</p> <p>A. parallel</p> <p>B. superpipelined</p> <p>C. superscalar</p> <p>D. hybrid</p>
A	<p>The R4000 can have as many as _____ instructions in the pipeline at the same time.</p> <p>A. 8</p> <p>B. 10</p> <p>C. 5</p> <p>D. 3</p>
C	<p>SPARC refers to an architecture defined by _____.</p> <p>A. Microsoft</p> <p>B. Apple</p> <p>C. Sun Microsystems</p> <p>D. IBM</p>
A	<p>The R4000 pipeline stage where the instruction result is written back to the register file is the _____ stage.</p> <p>A. write back</p> <p>B. tag check</p> <p>C. data cache</p> <p>D. instruction execute</p>
T	<p>The superscalar approach has now become the standard method for implementing high-performance microprocessors.</p> <p>(T/F)</p>
T	<p>In a traditional scalar organization there is a single pipelined functional unit for integer operations and one for floating-point operations.</p> <p>(T/F)</p>
T	<p>The superscalar approach depends on the ability to execute multiple instructions in parallel.</p> <p>(T/F)</p>
T	<p>True data dependency is also called flow dependency or read after write (RAW) dependency.</p> <p>(T/F)</p>
T	<p>Resources include: memories, caches, buses, and register-file ports.</p> <p>(T/F)</p>
T	<p>The simplest instruction issue policy is to issue instructions in the exact order that would be achieved by sequential execution (in-order issue) and to write results in that same order (in-order completion).</p> <p>(T/F)</p>
T	<p>In-order completion requires more complex instruction issue logic than out-of-order completion.</p> <p>(T/F)</p>
T	<p>The reorder buffer is temporary storage for results completed out of order that are then committed to the register file in program order.</p> <p>(T/F)</p>
T	<p>Register renaming eliminates antidependencies and output dependencies.</p> <p>(T/F)</p>

T	In effect, the Pentium 4 architecture implements a CISC instruction set architecture on a RISC microarchitecture. (T/F)
T	The schedulers are responsible for retrieving micro-ops from the micro-op queues and dispatching these for execution. (T/F)
F	ARM architecture has yet to implement superscalar techniques in the instruction pipeline. (T/F)
T	The Cortex-A8 targets a wide variety of mobile and consumer applications including mobile phones, set-top boxes, gaming consoles and automotives navigation/entertainment systems. (T/F)
D	The superscalar approach can be used on _____ architecture. A. RISC B. CISC C. neither RISC nor CISC D. both RISC and CISC
C	The essence of the _____ approach is the ability to execute instructions independently and concurrently in different pipelines. A. scalar B. branch C. superscalar D. flow dependency
D	Which of the following is a fundamental limitation to parallelism with which the system must cope? A. procedural dependency B. resource conflicts C. antidependency D. all of the above
A	The situation where the second instruction needs data produced by the first instruction to execute is referred to as _____. A. true data dependency B. output dependency C. procedural dependency D. antidependency
B	The instructions following a branch have a _____ on the branch and cannot be executed until the branch is executed. A. resource dependency B. procedural dependency C. output dependency D. true data dependency
A	_____ refers to the process of initiating instruction execution in the processor's functional units. A. Instruction issue B. In-order issue C. Out-of-order issue D. Procedural issue

C	<p>Instead of the first instruction producing a value that the second instruction uses, with _____ the second instruction destroys a value that the first instruction uses.</p> <p>A. in-order issue B. resource conflict C. antidependency D. out-of-order completion</p>
B	<p>_____ exists when instructions in a sequence are independent and thus can be executed in parallel by overlapping.</p> <p>A. Flow dependency B. Instruction-level parallelism C. Machine parallelism D. Instruction issue</p>
D	<p>_____ is a protocol used to issue instructions.</p> <p>A. Micro-ops B. Scalar C. SIMD D. Instruction issue policy</p>
D	<p>Which of the following is a hardware technique that can be used in a superscalar processor to enhance performance?</p> <p>A. duplication of resources B. out-of-order issue C. renaming D. all of the above</p>
T	<p>Symmetric multiprocessors (SMPs) are one of the earliest, and still the most common, example of parallel organization.</p>
T	<p>The key to the design of a supercomputer or array processor is to recognize that the main task is to perform arithmetic operations on arrays or vectors of floating-point numbers.</p>
T	<p>The term SMP refers to a computer hardware architecture and also to the operating system behavior that reflects that architecture.</p>
T	<p>With multithreading the instruction stream is divided into several smaller streams, known as threads, such that the threads can be executed in parallel.</p>
T	<p>An attractive feature of an SMP is that the existence of multiple processors is transparent to the user.</p>
T	<p>The most important measure of performance for a processor is the rate at which it executes instructions.</p>
T	<p>An SMP operating system manages processor and other computer resources so that the user perceives a single operating system controlling system resources.</p>
T	<p>Software cache coherence schemes attempt to avoid the need for additional hardware circuitry and logic by relying on the compiler and operating system to deal with the problem.</p>
T	<p>Both clusters and symmetric multiprocessors provide a configuration with multiple processors to support high-demand applications.</p>
a	<p>A _____ is an instance of a program running on a computer.</p> <p>a.process b.process switch c.thread d.thread switch</p>

b	<p>SMPs, clusters, and NUMA systems fit into the _____ category of computer systems.</p> <p>a.SISD b.MIMD c.SIMD d.MISD</p>
d	<p>Which of the following is an approach to vector computation?</p> <p>a.pipelined ALU b.parallel ALU's c.parallel processors d.all of the above</p>
T	<p>The organizational changes in processor design have primarily been focused on increasing instruction-level parallelism so that more work could be done in each clock cycle. (T/F)</p>
T	<p>With superscalar organization increased performance can be achieved by increasing the number of parallel pipelines. (T/F)</p>
T	<p>The increasingly difficult engineering challenge related to processor logic is one of the reasons that an increasing fraction of the processor chip is devote to the simpler memory logic. (T/F)</p>
F	<p>The demand on power requirements has not grown as chip density and clock frequency have risen. (T/F)</p>
F	<p>As chip transistor density has increased, the percentage of chip area devoted to memory has decreased. (T/F)</p>
T	<p>The potential performance benefits of a multicore organization depend on the ability to effectively exploit the parallel resources available to the application. (T/F)</p>
T	<p>Database management systems and database applications are one area in which multicore systems can be used effectively. (T/F)</p>
T	<p>A potential advantage to having only dedicate L2 caches on the chip is that each core enjoys more rapid access to its private L2 cache. (T/F)</p>
T	<p>The thermal management unit monitors digital sensors for high-accuracy die temperature measurements. (T/F)</p>
F	<p>The Advanced Programmable Interrupt controller (APIC) monitors thermal conditions and CPU activity and adjusts voltage levels and power consumption appropriately. (T/F)</p>
T	<p>A multicore computer combines two or more processors on a single piece of silicon. (T/F)</p>

D	<p>_____ is where individual instructions are executed through a pipeline of stages so that while one instruction is executing in one stage of the pipeline, another instruction is executing in another stage of the pipeline.</p> <p>A. Superscalar B. Scalar C. Pipelining D. Simultaneous multithreading</p>
B	<p>_____ is when multiple pipelines are constructed by replicating execution resources, enabling parallel execution of instructions in parallel pipelines so long as hazards are avoided.</p> <p>A. Vectoring B. Superscalar C. Hybrid multithreading D. Pipelining</p>
C	<p>The _____ is responsible for maintaining coherency among L1 data caches.</p> <p>A. VFP unit B. distributed interrupt controller C. snoop control unit (SCU) D. watchdog</p>
T	A microprogram consists of a sequence of instructions in a microprogramming language.
T	Microprogramming became a popular technique for implementing the control unit of CISC processors.
F	To implement a control unit as an interconnection of basic logic elements is a very simple task.
T	A microprogram is midway between hardware and software.
F	It is easier to design in hardware than in firmware.
T	It is more difficult to write a firmware program than a software program.
T	Reading a microinstruction from the control memory is the same as executing that microinstruction.
T	The principal advantage of the use of microprogramming to implement a control unit is that it simplifies the design of the control unit.
T	The principal disadvantage of a microprogrammed unit is that it will be somewhat slower than a hardwired unit of comparable technology.
T	It is important to design compact, time-efficient techniques for microinstruction branching.
B	<p>QN=3 The _____ contains the address of the next microinstruction to be read.</p> <p>a. control memory b. control address register c. control word d. control buffer register</p>
A	<p>QN=4 When a microinstruction is read from the control memory it is transferred to a _____.</p> <p>a. control buffer register b. control memory c. control address register d. control unit</p>



D	<p>QN=5 Which of the following is a control unit input?</p> <p>a. IR</p> <p>b. ALU flags</p> <p>c. clock</p> <p>d. all of the above</p>
C	<p>QN=7 The terms _____ relate to the relative width of microinstructions.</p> <p>a. packed/unpacked</p> <p>b. hard/soft</p> <p>c. horizontal/vertical</p> <p>d. direct/indirect</p>
D	<p>QN=10 Which of the following is a LSI-II microinstruction?</p> <p>a. add word</p> <p>b. test word</p> <p>c. Jump</p> <p>d. all of the above</p>
A	<p>QN=12 The _____ allows multiple levels of nested calls or interrupts and it can be used to support branching and looping.</p> <p>a. stack</p> <p>b. register</p> <p>c. counter</p> <p>d. firmware</p>
B	<p>QN=13 The _____ is a 32-bit ALU with 64 registers that can be configured to operate as four 8-bit ALUs, two 16-bit ALUs, or a single 32-bit ALU.</p> <p>a. PDP-11</p> <p>b. 8832</p> <p>c. 3033</p> <p>d. 8818</p>
A	<p>QN=14 _____ is a subfield that is used to indicate a conditional branch.</p> <p>a. ZERION</p> <p>b. S2-S0</p> <p>c. SELDR</p> <p>d. OSEL</p>
C	<p>QN=15 A _____ is a combinatorial circuit that generates an address based on the microinstruction, the machine instruction, the microinstruction program counter, and an interrupt register.</p> <p>a. microsequencer</p> <p>b. vertical microinstruction</p> <p>c. translation array</p> <p>d. control word</p>
T	A cycle is made up of a sequence of micro-operations.
T	One technique for implementing a control unit is referred to as hardwired implementation, in which the control unit is a combinatorial circuit.
T	The control unit controls the operation of the processor.
T	The execution of a program consists of the sequential execution of instructions.
T	<p>There is a tremendous variety of products, from single-chip microcomputers costing a few dollars to supercomputers costing tens of millions of dollars that can rightly claim the name "computer".</p> <p>(T/F)</p>
F	<p>The variety of computer products is exhibited only in cost.</p> <p>(T/F)</p>

F	Computer organization refers to attributes of a system visible to the programmer. (T/F)
F	Changes in computer technology are finally slowing down. (T/F)
T	The textbook for this course is about the structure and function of computers. (T/F)
T	The number of bits used to represent various data types is an example of an architectural attribute. (T/F)
T	Interfaces between the computer and peripherals is an example of an organizational attribute. (T/F)
F	Historically the distinction between architecture and organization has not been an important one. (T/F)
T	A particular architecture may span many years and encompass a number of different computer models, its organization changing with changing technology. (T/F)
F	A microcomputer architecture and organization relationship is not very close. (T/F)
T	Changes in technology not only influence organization but also result in the introduction of more powerful and more complex architectures. (T/F)
T	The hierarchical nature of complex systems is essential to both their design and their description. (T/F)
T	Both the structure and functioning of a computer are, in essence, simple. (T/F)
T	A computer must be able to process, store, move, and control data. (T/F)
F	When data are moved over longer distances, to or from a remote device, the process is known as data transport. (T/F)
C	Computer technology is changing at a _____ pace. A. Slow B. Slow to medium C. Rapid D. Non-existent
D	Computer _____ refers to those attributes that have a direct impact on the logical execution of a program. A. Organization B. Specifics C. Design D. Architecture
A	Architectural attributes include _____. A. I/O mechanisms B. Control signals C. Interfaces D. Memory technology used

B	<p>_____ attributes include hardware details transparent to the programmer.</p> <p>A. Interface</p> <p>B. Organizational</p> <p>C. Memory</p> <p>D. Architectural</p>
A	<p>It is a(n) _____ design issue whether a computer will have a multiply instruction.</p> <p>A. Architectural</p> <p>B. Memory</p> <p>C. Elementary</p> <p>D. Organizational</p>
D	<p>It is a(n) _____ issue whether the multiply instruction will be implemented by a special multiply unit or by a mechanism that makes repeated use of the add unit of the system.</p> <p>A. Architectural</p> <p>B. Memory</p> <p>C. Mechanical</p> <p>D. Organizational</p>
B	<p>A _____ system is a set of interrelated subsystems.</p> <p>A. Secondary</p> <p>B. Hierarchical</p> <p>C. Complex</p> <p>D. Functional</p>
C	<p>An I/O device is referred to as a _____.</p> <p>A. CPU</p> <p>B. Control device</p> <p>C. Peripheral</p> <p>D. Register</p>
A	<p>When data are moved over longer distances, to or from a remote device, the process is known as _____.</p> <p>A. Data communications</p> <p>B. Registering</p> <p>C. Structuring</p> <p>D. Data transport</p>
C	<p>The _____ stores data.</p> <p>A. System bus</p> <p>B. I/O</p> <p>C. Main memory</p> <p>D. Control unit</p>
B	<p>The _____ moves data between the computer and its external environment.</p> <p>A. Data transport</p> <p>B. I/O</p> <p>C. Register</p> <p>D. CPU interconnection</p>
B	<p>A common example of system interconnection is by means of a _____.</p> <p>A. Register</p> <p>B. System bus</p> <p>C. Data transport</p> <p>D. Control device</p>

A	<p>A _____ is a mechanism that provides for communication among CPU, main memory, and I/O.</p> <p>A. System interconnection B. CPU interconnection C. Peripheral D. Processor</p>
D	<p>_____ provide storage internal to the CPU.</p> <p>A. Control units B. ALUs C. Main memory D. Registers</p>
C	<p>The _____ performs the computer's data processing functions.</p> <p>A. Register B. CPU interconnection C. ALU D. System bus</p>
F	<p>The world's first general-purpose electronic digital computer was designed and constructed at The Ohio State University. (T/F)</p>
T	<p>John Mauchly and John Eckert designed the ENIAC. (T/F)</p>
F	<p>The major drawback of the EDVAC was that it had to be programmed manually by setting switches and plugging and unplugging cables. (T/F)</p>
T	<p>The IAS is the prototype of all subsequent general-purpose computers. (T/F)</p>
T	<p>The IAS operates by repetitively performing an instruction cycle. (T/F)</p>
T	<p>Backward compatible means that the programs written for the older machines can be executed on the new machine. (T/F)</p>
F	<p>A vacuum tube is a solid-state device made from silicon. (T/F)</p>
T	<p>Computers are classified into generations based on the fundamental hardware technology employed. (T/F)</p>
F	<p>System software was introduced in the third generation of computers. (T/F)</p>
T	<p>A wafer is made of silicon and is broken up into chips which consists of many gates and/or memory cells plus a number of input and output attachment points. (T/F)</p>
T	<p>IBM's System/360 was the industry's first planned family of computers. (T/F)</p>
T	<p>Intel's 4004 was the first chip to contain all of the components of a CPU on a single chip. (T/F)</p>
T	<p>Designers wrestle with the challenge of balancing processor performance with that of main memory and other computer components. (T/F)</p>

F	The Intel x86 evolved from RISC design principles and is used in embedded systems. (T/F)
F	A common measure of performance for a processor is the rate at which instructions are executed, expressed as billions of instructions per seconds (BIPS). (T/F)
C	The _____ was the world's first general-purpose electronic digital computer. A. UNIVAC B. MARK IV C. ENIAC D. Hollerith's Counting Machine
D	The Electronic Numerical Integrator and Computer project was a response to U.S. needs during _____. A. The Civil War B. The French-American War C. World War I D. World War II
A	The ENIAC used _____. A. Vacuum tubes B. Integrated circuits C. IAS D. Transistors
A	The ENIAC is an example of a _____ generation computer. A. First B. Second C. Third D. Fourth
B	The _____ interprets the instructions in memory and causes them to be executed. A. Main memory B. Control unit C. I/O D. Arithmetic and logic unit
D	The memory of the IAS consists of 1000 storage locations called _____. A. Opcodes B. Wafers C. VLSIs D. Words
C	The _____ contains the 8-bit opcode instruction being executed. A. Memory buffer register B. Instruction buffer register C. Instruction register D. Memory address register
B	During the _____ the opcode of the next instruction is loaded into the IR and the address portion is loaded into the MAR. A. Execute cycle B. Fetch cycle C. Instruction cycle D. Clock cycle

B	Second generation computers used _____. A. Integrated circuits B. Transistors C. Vacuum tubes D. Large-scale integration
A	The _____ defines the third generation of computers. A. Integrated circuit B. Vacuum tube C. Transistor D. VLSI
A	The use of multiple processors on the same chip is referred to as _____ and provides the potential to increase performance without increasing the clock rate. A. Multicore B. GPU C. Data channels D. MPC
D	With the _____, Intel introduced the use of superscalar techniques that allow multiple instructions to execute in parallel. A. Core B. 8080 C. 80486 D. Pentium
B	The _____ measures the ability of a computer to complete a single task. A. Clock speed B. Speed metric C. Execute cycle D. Cycle time
D	ARM processors are designed to meet the needs of _____. A. Embedded real-time systems B. Application platforms C. Secure applications D. All of the above
A	One increment, or pulse, of the system clock is referred to as a _____. A. Clock tick B. Cycle time C. Clock rate D. Cycle speed
T	At a top level, a computer consists of CPU, memory, and I/O components. (T/F)
T	The basic function of a computer is to execute programs. (T/F)
T	Program execution consists of repeating the process of instruction fetch and instruction execution. (T/F)
F	Interrupts do not improve processing efficiency. (T/F)
F	An I/O module cannot exchange data directly with the processor. (T/F)
F	A key characteristic of a bus is that it is not a shared transmission medium. (T/F)

T	Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy. (T/F)
T	In general, the more devices attached to the bus, the greater the bus length and hence the greater the propagation delay. (T/F)
F	It is not possible to connect I/O controllers directly onto the system bus. (T/F)
T	The method of using the same lines for multiple purposes is known as time multiplexing. (T/F)
T	Timing refers to the way in which events are coordinated on the bus. (T/F)
F	With asynchronous timing the occurrence of events on the bus is determined by a clock. (T/F)
T	Because all devices on a synchronous bus are tied to a fixed clock rate, the system cannot take advantage of advances in device performance. (T/F)
F	The unit of transfer at the link layer is a phit and the unit transfer at the physical layer is a flit. (T/F)
T	A key requirement for PCIe is high capacity to support the needs of higher data rate I/O devices such as Gigabit Ethernet. (T/F)
B	Virtually all contemporary computer designs are based on concepts developed by _____ at the Institute for Advanced Studies, Princeton. A. John Maulchy B. John von Neumann C. Herman Hollerith D. John Eckert
D	The von Neumann architecture is based on which concept? A. Data and instructions are stored in a single read-write memory B. The contents of this memory are addressable by location C. Execution occurs in a sequential fashion D. All of the above
A	A sequence of codes or instructions is called _____. A. Software B. Memory C. An interconnect D. A register
C	The processing required for a single instruction is called a(n) _____ cycle. A. Execute B. Fetch C. Instruction D. Packet
B	A(n) _____ is generated by a failure such as power failure or memory parity error. A. I/O interrupt B. Hardware failure interrupt C. Timer interrupt D. Program interrupt

C	<p>A(n) _____ is generated by some condition that occurs as a result of an instruction execution.</p> <p>A. Timer interrupt B. I/O interrupt C. Program interrupt D. Hardware failure interrupt</p>
D	<p>The interconnection structure must support which transfer?</p> <p>A. Memory to processor B. Processor to memory C. I/O to or from memory D. All of the above</p>
A	<p>A bus that connects major computer components (processor, memory, I/O) is called a _____.</p> <p>A. System bus B. Address bus C. Data bus D. Control bus</p>
D	<p>The _____ are used to designate the source or destination of the data on the data bus.</p> <p>A. System lines B. Data lines C. Control lines D. Address lines</p>
C	<p>The data lines provide a path for moving data among system modules and are collectively called the _____.</p> <p>A. Control bus B. Address bus C. Data bus D. System bus</p>
B	<p>A _____ is the high-level set of rules for exchanging packets of data between devices.</p> <p>A. Bus B. Protocol C. Packet D. QPI</p>
A	<p>Each data path consists of a pair of wires (referred to as a _____) that transmits data one bit at a time.</p> <p>A. Lane B. Path C. Line D. Bus</p>
A	<p>The _____ receives read and write requests from the software above the TL and creates request packets for transmission to a destination via the link layer.</p> <p>A. Transaction layer B. Root layer C. Configuration layer D. Transport layer</p>
D	<p>The TL supports which of the following address spaces?</p> <p>A. Memory B. I/O C. Message D. All of the above</p>



C	<p>The QPI _____ layer is used to determine the course that a packet will traverse across the available system interconnects.</p> <p>A. Link B. Protocol C. Routing D. Physical</p>
T	<p>No single technology is optimal in satisfying the memory requirements for a computer system. (T/F)</p>
T	<p>A typical computer system is equipped with a hierarchy of memory subsystems, some internal to the system and some external. (T/F)</p>
F	<p>External memory is often equated with main memory. (T/F)</p>
T	<p>The processor requires its own local memory. (T/F)</p>
F	<p>Cache is not a form of internal memory. (T/F)</p>
F	<p>The unit of transfer must equal a word or an addressable unit. (T/F)</p>
T	<p>Both sequential access and direct access involve a shared read-write mechanism. (T/F)</p>
T	<p>In a volatile memory, information decays naturally or is lost when electrical power is switched off. (T/F)</p>
T	<p>To achieve greatest performance the memory must be able to keep up with the processor. (T/F)</p>
F	<p>Secondary memory is used to store program and data files and is usually visible to the programmer only in terms of individual bytes or words. (T/F)</p>
F	<p>The L1 cache is slower than the L3 cache. (T/F)</p>
T	<p>With write back updates are made only in the cache. (T/F)</p>
T	<p>It has become possible to have a cache on the same chip as the processor. (T/F)</p>
F	<p>Cache design for HPC is the same as that for other hardware platforms and applications. (T/F)</p>
A	<p>_____ refers to whether memory is internal or external to the computer.</p> <p>A. Location B. Access C. Hierarchy D. Tag</p>

C	<p>Internal memory capacity is typically expressed in terms of _____.  A. Hertz  B. Nanos  C. Bytes  D. LOR</p>
B	<p>For internal memory, the _____ is equal to the number of electrical lines into and out of the memory module.  A. Access time  B. Unit of transfer  C. Capacity  D. Memory ratio</p>
A	<p>"Memory is organized into records and access must be made in a specific linear sequence" is a description of _____.  A. Sequential access  B. Direct access  C. Random access  D. Associative</p>
C	<p>individual blocks or records have a unique address based on physical location with _____.  A. Associative  B. Physical access  C. Direct access  D. Sequential access</p>
D	<p>For random-access memory, _____ is the time from the instant that an address is presented to the memory to the instant that data have been stored or made available for use.  A. Memory cycle time  B. Direct access  C. Transfer rate  D. Access time</p>
B	<p>The _____ consists of the access time plus any additional time required before a second access can commence.  A. Latency  B. Memory cycle time  C. Direct access  D. Transfer rate</p>
A	<p>A portion of main memory used as a buffer to hold data temporarily that is to be read out to disk is referred to as a _____.  A. Disk cache  B. Latency  C. Virtual address  D. Miss</p>
C	<p>A line includes a _____ that identifies which particular block is currently being stored.  A. Cache  B. Hit  C. Tag  D. Locality</p>

A	<p>_____ is the simplest mapping technique and maps each block of main memory into only one possible cache line.</p> <p>A. Direct mapping B. Associative mapping C. Set associative mapping D. None of the above</p>
C	<p>When using the _____ technique all write operations made to main memory are made to the cache as well.</p> <p>A. Write back B. LRU C. Write through D. Unified cache</p>
B	<p>The key advantage of the _____ design is that it eliminates contention for the cache between the instruction fetch/decode unit and the execution unit.</p> <p>A. Logical cache B. Split cache C. Unified cache D. Physical cache</p>
A	<p>In reference to access time to a two-level memory, a _____ occurs if an accessed word is not found in the faster memory.</p> <p>A. Miss B. Hit C. Line D. Tag</p>
B	<p>A logical cache stores data using _____.</p> <p>A. Physical addresses B. Virtual addresses C. Random addresses D. None of the above</p>
T	<p>The basic element of a semiconductor memory is the memory cell. (T/F)</p>
F	<p>A characteristic of ROM is that it is volatile. (T/F)</p>
T	<p>RAM must be provided with a constant power supply. (T/F)</p>
T	<p>The two traditional forms of RAM used in computers are DRAM and SRAM. (T/F)</p>
T	<p>A static RAM will hold its data as long as power is supplied to it. (T/F)</p>
F	<p>Nonvolatile means that power must be continuously supplied to the memory to preserve the bit values. (T/F)</p>
F	<p>The advantage of RAM is that the data or program is permanently in main memory and need never be loaded from a secondary storage device. (T/F)</p>
T	<p>Semiconductor memory comes in packaged chips. (T/F)</p>
T	<p>A number of chips can be grouped together to form a memory bank. (T/F)</p>

T	An error-correcting code enhances the reliability of the memory at the cost of added complexity. (T/F)
F	DRAM is much costlier than SRAM. (T/F)
F	RDRAM is limited by the fact that it can only send data to the processor once per bus clock cycle. (T/F)
T	The prefetch buffer is a memory cache located on the RAM chip. (T/F)
F	The SRAM on the CDRAM cannot be used as a buffer to support the serial access of a block of data. (T/F)
D	Which properties do all semiconductor memory cells share? A. They exhibit two stable states which can be used to represent binary 1 and 0 B. They are capable of being written into to set the state C. They are capable of being read to sense the state D. All of the above
A	One distinguishing characteristic of memory that is designated as _____ is that it is possible to both to read data from the memory and to write new data into the memory easily and rapidly. A. RAM B. ROM C. EPROM D. EEPROM
D	Which of the following memory types are nonvolatile? A. Erasable PROM B. Programmable ROM C. Flash memory D. All of the above
C	A _____ contains a permanent pattern of data that cannot be changed, is nonvolatile, and cannot have new data written into it. A. RAM B. SRAM C. ROM D. Flash memory
B	_____ can be caused by harsh environmental abuse, manufacturing defects, and wear. A. SEC errors B. Hard errors C. Syndrome errors D. Soft errors
A	_____ can be caused by power supply problems or alpha particles. A. Soft errors B. AGT errors C. Hard errors D. SEC errors
C	_____ can send data to the processor twice per clock cycle. A. CDRAM B. SDRAM C. DDR-DRAM D. RDRAM

C	<p>_____ increases the prefetch buffer size to 8 bits.</p> <p>A. CDRAM</p> <p>B. RDRAM</p> <p>C. DDR3</p> <p>D. All of the above</p>
T	<p>Magnetic disks are the foundation of external memory on virtually all computer systems.</p> <p>(T/F)</p>
T	<p>A removable disk can be removed and replaced with another disk.</p> <p>(T/F)</p>
T	<p>The head must generate or sense an electromagnetic field of sufficient magnitude to write and read properly.</p> <p>(T/F)</p>
F	<p>The transfer time to or from the disk does not depend on the rotation speed of the disk.</p> <p>(T/F)</p>
T	<p>RAID is a set of physical disk drives viewed by the operating system as a single logical drive.</p> <p>(T/F)</p>
T	<p>RAID level 0 is not a true member of the RAID family because it does not include redundancy to improve performance.</p> <p>(T/F)</p>
F	<p>Because data are striped in very small strips, RAID 3 cannot achieve very high data transfer rates.</p> <p>(T/F)</p>
T	<p>The SSDs now on the market use a type of semiconductor memory referred to as flash memory.</p> <p>(T/F)</p>
F	<p>SSD performance has a tendency to speed up as the device is used.</p> <p>(T/F)</p>
T	<p>Flash memory becomes unusable after a certain number of writes.</p> <p>(T/F)</p>
B	<p>Adjacent tracks are separated by _____.</p> <p>a. sectors</p> <p>b. gaps</p> <p>c. pits</p> <p>d. heads</p>
C	<p>Data are transferred to and from the disk in _____.</p> <p>a. tracks</p> <p>b. gaps</p> <p>c. sectors</p> <p>d. pits</p>
D	<p>In most contemporary systems fixed-length sectors are used, with _____ bytes being the nearly universal sector size.</p> <p>a. 64</p> <p>b. 128</p> <p>c. 256</p> <p>d. 512</p>

A	<p>Scanning information at the same rate by rotating the disk at a fixed speed is known as the _____.</p> <p>a. constant angular velocity b. magnetoresistive c. rotational delay d. constant linear velocity</p>
A	<p>A _____ disk is permanently mounted in the disk drive, such as the hard disk in a personal computer.</p> <p>a. nonremovable b. movable-head c. double sided d. removable</p>
C	<p>When the magnetizable coating is applied to both sides of the platter the disk is then referred to as _____.</p> <p>a. multiple sided b. substrate c. double sided d. all of the above</p>
D	<p>The set of all the tracks in the same relative position on the platter is referred to as a _____.</p> <p>a. floppy disk b. single-sided disk c. sector d. cylinder</p>
A	<p>_____ is the standardized scheme for multiple-disk database design.</p> <p>a. RAID b. CAV c. CLV d. SSD</p>
B	<p>RAID level _____ has the highest disk overhead of all RAID types.</p> <p>a. 0 b. 1 c. 3 d. 5</p>
D	<p>A _____ is a high-definition video disk that can store 25 Gbytes on a single layer on a single side.</p> <p>a. DVD b. DVD-R c. DVD-RW d. Blu-ray DVD</p>
A	<p>The areas between pits are called _____.</p> <p>a. lands b. sectors c. cylinders d. strips</p>
T	<p>A set of I/O modules is a key element of a computer system. (T/F)</p>
T	<p>An I/O module must recognize one unique address for each peripheral it controls. (T/F)</p>

T	It is the responsibility of the processor to periodically check the status of the I/O module until it finds that the operation is complete. (T/F)
T	A disadvantage of memory-mapped I/O is that valuable memory address space is used up. (T/F)
T	Bus arbitration makes use of vectored interrupts. (T/F)
T	Because the 82C55A is programmable via the control register, it can be used to control a variety of simple peripheral devices. (T/F)
T	When large volumes of data are to be moved, a more efficient technique is direct memory access (DMA). (T/F)
T	An I/O channel has the ability to execute I/O instructions, which gives it complete control over I/O operations. (T/F)
F	A Thunderbolt compatible peripheral interface is no more complex than that of a simple USB device. (T/F)
A	The most common means of computer/user interaction is a _____. A. keyboard/monitor B. mouse/printer C. modem/printer D. monitor/printer
B	An I/O module that is quite primitive and requires detailed control is usually referred to as an _____. A. I/O command B. I/O controller C. I/O channel D. I/O processor
D	The _____ command causes the I/O module to take an item of data from the data bus and subsequently transmit that data item to the peripheral. A. control B. test C. read D. write
A	The _____ command is used to activate a peripheral and tell it what to do. A. control B. test C. read D. write
C	_____ is when the DMA module must force the processor to suspend operation temporarily. A. Interrupt B. Thunderbolt C. Cycle stealing D. Lock down

D	<p>The 8237 DMA is known as a _____ DMA controller.</p> <p>A. command</p> <p>B. cycle stealing</p> <p>C. interrupt</p> <p>D. fly-by</p>
A	<p>_____ is a digital display interface standard now widely adopted for computer monitors, laptop displays, and other graphics and video interfaces.</p> <p>A. DisplayPort</p> <p>B. PCI Express</p> <p>C. Thunderbolt</p> <p>D. InfiniBand</p>
T	<p>Scheduling and memory management are the two OS functions that are most relevant to the study of computer organization and architecture.</p> <p>(T/F)</p>
F	<p>The end user is concerned mainly with the computer's architecture.</p> <p>(T/F)</p>
T	<p>The most important system program is the OS.</p> <p>(T/F)</p>
F	<p>The ABI is the boundary between hardware and software.</p> <p>(T/F)</p>
T	<p>The OS must determine how much processor time is to be devoted to the execution of a particular user program.</p> <p>(T/F)</p>
T	<p>With a batch operating system the user does not have direct access to the processor.</p> <p>(T/F)</p>
F	<p>Uniprogramming is the central theme of modern operating systems.</p> <p>(T/F)</p>
T	<p>Both batch multiprogramming and time sharing use multiprogramming.</p> <p>(T/F)</p>
T	<p>An interrupt is a hardware-generated signal to the processor.</p> <p>(T/F)</p>
T	<p>Swapping is an I/O operation.</p> <p>(T/F)</p>
T	<p>The Pentium II includes hardware for both segmentation and paging.</p> <p>(T/F)</p>
T	<p>ARM provides a versatile virtual memory system architecture that can be tailored to the needs of the embedded system designer.</p> <p>(T/F)</p>
F	<p>Managers are users of domains that must observe the access permissions of the individual sections and/or pages that make up that domain.</p> <p>(T/F)</p>
B	<p>The _____ is a program that controls the execution of application programs and acts as an interface between applications and the computer hardware.</p> <p>A. job control language</p> <p>B. operating system</p> <p>C. batch system</p> <p>D. nucleus</p>



A	<p>Facilities and services provided by the OS that assist the programmer in creating programs are in the form of _____ programs that are not actually part of the OS but are accessible through the OS.</p> <p>A. utility B. multitasking C. JCL D. logical address</p>
D	<p>The _____ defines the repertoire of machine language instructions that a computer can follow.</p> <p>A. ABI B. API C. HLL D. ISA</p>
C	<p>The _____ defines the system call interface to the operating system and the hardware resources and services available in a system through the user instruction set architecture.</p> <p>A. HLL B. API C. ABI D. ISA</p>
D	<p>The _____ gives a program access to the hardware resources and services available in a system through the user instruction set architecture supplemented with high-level language library calls.</p> <p>A. JCL B. ISA C. ABI D. API</p>
B	<p>A _____ system works only one program at a time.</p> <p>A. batch B. uniprogramming C. kernel D. privileged instruction</p>
A	<p>A _____ is a special type of programming language used to provide instructions to the monitor.</p> <p>A. job control language B. multiprogram C. kernel D. utility</p>
A	<p>The _____ scheduler determines which programs are admitted to the system for processing.</p> <p>A. long-term B. medium-term C. short-term D. I/O</p>
C	<p>The _____ scheduler is also known as the dispatcher.</p> <p>A. long-term B. medium-term C. short-term D. I/O</p>

D	<p>A _____ is an actual location in main memory.</p> <p>A. logical address</p> <p>B. partition address</p> <p>C. base address</p> <p>D. physical address</p>
B	<p>_____ is when the processor spends most of its time swapping pages rather than executing instructions.</p> <p>A. Swapping</p> <p>B. Thrashing</p> <p>C. Paging</p> <p>D. Multitasking</p>
A	<p>Virtual memory schemes make use of a special cache called a _____ for page table entries.</p> <p>A. TLB</p> <p>B. HLL</p> <p>C. VMC</p> <p>D. SPB</p>
A	<p>With _____ the virtual address is the same as the physical address.</p> <p>A. unsegmented unpaged memory</p> <p>B. unsegmented paged memory</p> <p>C. segmented unpaged memory</p> <p>D. segmented paged memory</p>
F	<p>Our primary counting system is based on binary digits to represent numbers.</p> <p>(T/F)</p>
F	<p>The decimal system has a radix of 100.</p> <p>(T/F)</p>
T	<p>Negative powers of 10 are used to represent the positions of the numbers for decimal fractions.</p> <p>(T/F)</p>
T	<p>A number with both an integer and fractional part has digits raised to both positive and negative powers of 10.</p> <p>(T/F)</p>
F	<p>In any number, the rightmost digit is referred to as the most significant digit.</p> <p>(T/F)</p>
F	<p>A number cannot be converted from binary notation to decimal notation.</p> <p>(T/F)</p>
T	<p>There are 50 tens in the number 509.</p> <p>(T/F)</p>
T	<p>The decimal system is a special case of a positional number system with radix 10 and with digits in the range 0 through 9.</p> <p>(T/F)</p>
T	<p>Although convenient for computers, the binary system is exceedingly cumbersome for human beings.</p> <p>(T/F)</p>
F	<p>A nibble is a grouping of four decimal digits.</p> <p>(T/F)</p>
F	<p>Hexadecimal notation is only used for representing integers.</p> <p>(T/F)</p>

T	It is extremely easy to convert between binary and hexadecimal notation. (T/F)
T	Hexadecimal notation is more compact than binary notation. (T/F)
F	A sequence of hexadecimal digits can be thought of as representing an integer in base 10. (T/F)
T	Because of the inherent binary nature of digital computer components, all forms of data within computers are represented by various binary codes. (T/F)
B	The decimal system has a base of _____. A. 0 B. 10 C. 100 D. 1000
B	Which digit represents "hundreds" in the number 8732? A. 8 B. 7 C. 3 D. 2
C	Which of the following is correct? A. $25 = (2 \times 10^2) + (5 \times 10^1)$ B. $289 = (2 \times 10^3) + (8 \times 10^1) + (9 \times 10^0)$ C. $7523 = (7 \times 10^3) + (5 \times 10^2) + (2 \times 10^1) + (3 \times 10^0)$ D. $0.628 = (6 \times 10^{-3}) + (2 \times 10^{-2}) + (8 \times 10^{-1})$
A	In the number 3109, the 3 is referred to as the _____. A. most significant digit B. least significant digit C. radix D. base
B	In the number 3109, the 9 is referred to as the _____. A. most significant digit B. least significant digit C. radix D. base
C	Numbers in the binary system are represented to the _____. A. base 0 B. base 1 C. base 2 D. base 10
D	Hexadecimal has a base of _____. A. 2 B. 8 C. 10 D. 16
A	The binary string 11011100001 is equivalent to _____. A. DE1 (16) B. C78 (16) C. FF64 (16) D. B8F (16)

B	The _____ system uses only the numbers 0 and 1. A. positional B. binary C. hexadecimal D. decimal
C	Decimal "10" is _____ in binary. A. 1000 B. 0010 C. 1010 D. 0001
B	Decimal "10" is _____ in hexadecimal. A. 1 B. A C. 0 D. FF
C	Four bits is called a _____. A. radix point B. byte C. nibble D. binary digit
A	Another term for "base" is _____. A. radix B. integer C. position D. digit
D	In the number 472.156 the 2 is the _____. A. most significant digit B. radix point C. least significant digit D. none of the above
B	Binary 0101 is hexadecimal _____. A. 0 B. 5 C. A D. 10
T	Both sign-magnitude representation and twos complement representation use the most significant bit as a sign bit.
F	It is not necessary for the ALU to signal when overflow occurs.
F	Overflow can only occur if there is a carry.
T	Compared with addition and subtraction, multiplication is a complex operation, whether performed in hardware or software.
T	For each 1 on the multiplier, an add and a shift operation are required; but for each 0 only a shift is required.
T	Addition and subtraction can be performed on numbers in twos complement notation by treating them as unsigned integers.
F	Booth's algorithm performs more additions and subtractions than a straightforward algorithm.
T	With a fixed-point notation it is possible to represent a range of positive and negative integers centered on or near 0.

T	An advantage of biased representation is that nonnegative floating-point numbers can be treated as integers for comparison purposes.
T	Actual floating-point representations include a special bit pattern to designate zero.
T	The numbers represented in floating-point notation are not spaced evenly along the number line, as are fixed-point numbers.
T	One of the trade-offs of floating-point math is that many calculations produce results that are not exact and have to be rounded to the nearest value that the notation can represent.
twos complement representation	The most common scheme in implementing the integer portion of the ALU is: a. sign-magnitude representation b. biased representation c. twos complement representation d. ones complement representation
Twos compliment	_____ representation is almost universally used as the processor representation for integers. a. Biased b. Twos compliment c. Sign-magnitude d. Decimal
sign-magnitude	In _____ representation the rule for forming the negation of an integer is to invert the sign bit. a. ones complement b. twos complement c. biased d. sign-magnitude
Overflow	_____ is when the result may be larger than can be held in the word size being used. a. Overflow b. Arithmetic shift c. Underflow d. Partial product
Multiplication	_____ involves the generation of partial products, one for each digit in the multiplier, which are then summed to produce the final product. a. Addition b. Subtraction c. Multiplication d. Division
mantissa	Although considered obsolete, the term _____ is sometimes used instead of significand. a. minuend b. mantissa c. base d. subtrahend
negative overflow	Negative numbers less than $-(2 - 2^{-23}) \times 2^{128}$ are called _____. a. positive underflow b. positive overflow c. negative underflow d. negative overflow

negative underflow	<p>Negative numbers greater than <math>2^{-127}</math> are called ____.</p> <ul style="list-style-type: none"> <li>a. negative overflow</li> <li>b. negative underflow</li> <li>c. positive overflow</li> <li>d. positive underflow</li> </ul>
positive underflow	<p>Positive numbers less than <math>2^{-127}</math> are called ____.</p> <ul style="list-style-type: none"> <li>a. positive underflow</li> <li>b. positive overflow</li> <li>c. negative underflow</li> <li>d. negative overflow</li> </ul>
positive overflow	<p>Positive numbers greater than <math>(2 - 2^{-23}) \times 2^{128}</math> are called ____.</p> <ul style="list-style-type: none"> <li>a. negative underflow</li> <li>b. positive overflow</li> <li>c. positive underflow</li> <li>d. negative overflow</li> </ul>
Extended precision	<p>_____ formats extend a supported basic format by providing additional bits in the exponent and in the significand.</p> <ul style="list-style-type: none"> <li>a. Arithmetic</li> <li>b. Basic</li> <li>c. Extended precision</li> <li>d. Interchange</li> </ul>
Exponent overflow	<p>_____ is when a positive exponent exceeds the maximum possible exponent value.</p> <ul style="list-style-type: none"> <li>a. Significand underflow</li> <li>b. Significand overflow</li> <li>c. Exponent overflow</li> <li>d. Exponent underflow</li> </ul>
Exponent underflow	<p>_____ means that the number is too small to be represented and it may be reported as 0.</p> <ul style="list-style-type: none"> <li>a. Negative underflow</li> <li>b. Exponent underflow</li> <li>c. Positive underflow</li> <li>d. Significand underflow</li> </ul>
T	<p>The operation of the digital computer is based on the storage and processing of binary data. (T/F)</p>
T	<p>In the absence of parentheses, the AND operation takes precedence over the OR operation. (T/F)</p>
T	<p>The delay by the propagation time of signals through the gate is known as the gate delay. (T/F)</p>
T	<p>A combinational circuit consists of n binary inputs and m binary outputs. (T/F)</p>
T	<p>Any Boolean function can be implemented in electronic form as a network of gates. (T/F)</p>
F	<p>A Boolean function can be realized in the sum of products (SOP) form but not in the product of sums (POS) form. (T/F)</p>

T	"Don't care" conditions are when certain combinations of values of variables never occur, and therefore the corresponding output never occurs. (T/F)
T	The value to be loaded into the program counter can come from a binary counter, the instruction register, or the output of the ALU. (T/F)
T	In general, a decoder has $n$ inputs and $2^n$ outputs. (T/F)
T	Combinational circuits are often referred to as "memoryless" circuits because their output depends only on their current input and no history of prior inputs is retained. (T/F)
F	Binary addition is exactly the same as Boolean algebra. (T/F)
T	Events in the digital computer are synchronized to a clock pulse so that changes occur only when a clock pulse occurs. (T/F)
T	A register is a digital circuit used within the CPU to store one or more bits of data. (T/F)
C	The operand _____ yields true if and only if both of its operands are true. A. XOR B. OR C. AND D. NOT
D	The operation _____ yields true if either or both of its operands are true. A. NOT B. AND C. NAND D. OR
B	The unary operation _____ inverts the value of its operand. A. OR B. NOT C. NAND D. XOR
D	The _____ exists in one of two states and, in the absence of input, remains in that state. A. assert B. complex PLD C. decoder D. flip-flop
A	The _____ flip-flop has two inputs and all possible combinations of input values are valid. A. J-K B. D C. S-R D. clocked S-R
A	CPUs make use of _____ counters, in which all of the flip-flops of the counter change at the same time. A. synchronous B. asynchronous C. clocked S-R D. timed ripple

T	One boundary where the computer designer and the computer programmer can view the same machine is the machine instruction set. (T/F)
F	The address of the next instruction to be fetched must be a real address, not a virtual address. (T/F)
T	It has become common practice to use a symbolic representation of machine instructions. (T/F)
T	One of the traditional ways of describing processor architecture is in terms of the number of addresses contained in each instruction. (T/F)
F	Memory references are faster than register references. (T/F)
T	Addresses are a form of data. (T/F)
T	ARM processors support data types of 8 (byte), 16 (halfword), and 32 (word) bits in length. (T/F)
T	Most machines provide the basic arithmetic operations of add, subtract, multiply, and divide. (T/F)
T	A branch can be either forward or backward. (T/F)
F	Procedures do not allow programming tasks to be subdivided into smaller units. (T/F)
T	The focus of MMX technology is multimedia programming. (T/F)
B	The _____ specifies the operation to be performed. A. source operand reference B. opcode C. next instruction reference D. processor register
C	There must be _____ instructions for moving data between memory and the registers. A. branch B. logic C. memory D. I/O
A	_____ instructions operate on the bits of a word as bits rather than as numbers, providing capabilities for processing any other type of data the user may wish to employ. A. Logic B. Arithmetic C. Memory D. Test



B	The most fundamental type of machine instruction is the _____ instruction. A. conversion B. data transfer C. arithmetic D. logical
T	The register file is on the same chip as the ALU and control unit. (T/F)
C	The MIPS R4000 uses _____ bits for all internal and external data paths and for addresses, registers, and the ALU. A. 16 B. 32 C. 64 D. 128
B	The _____ introduced a full-blown superscalar design with out-of-order execution. A. Pentium B. Pentium Pro C. 386 D. 486
C	QN=2 The set of microinstructions is stored in the _____. a. control address register b. control buffer register c. control memory d. control word
D	QN=6 In executing a microprogram the address of the next microinstruction to be executed is in which of the following categories? a. determined by instruction register b. branch c. next sequential address d. all of the above
F	The "read word from memory" and "increment PC" actions cannot be used simultaneously because they will interfere with each other.
T	Each micro-operation of the fetch cycle involves the movement of data into or out of a register.
T	At the completion of the execute cycle a test is made to determine whether any enabled interrupts have occurred, and if they have, the interrupt cycle occurs.
F	The execute cycle is simple and predictable.
T	Each phase of the instruction cycle can be decomposed into a sequence of elementary micro-operations.
T	For the control unit to perform its function it must have inputs that allow it to determine the state of the system and outputs that allow it to control the behavior of the system.
T	The control unit is the engine that runs the entire computer.
T	The use of common data paths simplifies the interconnection layout and the control of the processor.
F	The number of machine cycles for an instruction depends on the number of times the processor must communicate with internal devices.

D	<p>QN=1 A single micro-operation generally involves which of the following?</p> <ul style="list-style-type: none"> <li>a. a transfer between registers</li> <li>b. a transfer between a register and an external bus</li> <li>c. a simple ALU operation</li> <li>d. all of the above</li> </ul>
B	<p>QN=2 Each instruction executed during an instruction cycle is made up of shorter ____.</p> <ul style="list-style-type: none"> <li>a. executions</li> <li>b. subcycles</li> <li>c. steps</li> <li>d. none of the above</li> </ul>
A	<p>QN=3 ____ are the functional, or atomic, operations of a processor.</p> <ul style="list-style-type: none"> <li>a. Micro-operations</li> <li>b. Interrupts</li> <li>c. Subcycles</li> <li>d. All of the above</li> </ul>
C	<p>QN=4 The ____ cycle occurs at the beginning of each instruction cycle and causes an instruction to be fetched from memory.</p> <ul style="list-style-type: none"> <li>a. execute</li> <li>b. indirect</li> <li>c. fetch</li> <li>d. interrupt</li> </ul>
B	<p>QN=5 The ____ is connected to the address lines of the system bus.</p> <ul style="list-style-type: none"> <li>a. MBR</li> <li>b. MAR</li> <li>c. PC</li> <li>d. IR</li> </ul>
C	<p>QN=6 The ____ is connected to the data lines of the system bus.</p> <ul style="list-style-type: none"> <li>a. MAR</li> <li>b. PC</li> <li>c. MBR</li> <li>d. IR</li> </ul>
B	<p>QN=7 The ____ holds the address of the next instruction to be fetched.</p> <ul style="list-style-type: none"> <li>a. IR</li> <li>b. PC</li> <li>c. MAR</li> <li>d. MBR</li> </ul>
D	<p>QN=8 The ____ holds the last instruction fetched.</p> <ul style="list-style-type: none"> <li>a. PC</li> <li>b. MBR</li> <li>c. MAR</li> <li>d. IR</li> </ul>
C	<p>QN=9 The groupings of micro-operations must follow which rule?</p> <ul style="list-style-type: none"> <li>a. a sequence of events does not need to be followed</li> <li>b. use read to and write from the same register in one time unit</li> <li>c. conflicts must be avoided</li> <li>d. all of the above</li> </ul>

A	<p>QN=10 The _____ designates the state of the processor in terms of which portion of the cycle it is in.</p> <ul style="list-style-type: none"> <li>a. ICC</li> <li>b. BSA</li> <li>c. ALE</li> <li>d. ISC</li> </ul>
B	<p>QN=11 Machine cycles are defined to be equivalent to _____ accesses.</p> <ul style="list-style-type: none"> <li>a. flag</li> <li>b. bus</li> <li>c. clock</li> <li>d. path</li> </ul>
D	<p>QN=12 The _____ portion of the control unit issues a repetitive sequence of pulses.</p> <ul style="list-style-type: none"> <li>a. instruction register</li> <li>b. flag</li> <li>c. control bus signals</li> <li>d. clock</li> </ul>
C	<p>QN=13 The _____ pulse signals the start of each machine cycle from the control unit and alerts external circuits.</p> <ul style="list-style-type: none"> <li>a. AC</li> <li>b. INSTR</li> <li>c. ALE</li> <li>d. OUT</li> </ul>
D	<p>QN=14 Which of the following is an Intel 8085 external signal?</p> <ul style="list-style-type: none"> <li>a. CLK(OUT)</li> <li>b. read control</li> <li>c. HOLDA</li> <li>d. all of the above</li> </ul>
A	<p>QN=15 The _____ module handles multiple levels of interrupt signals.</p> <ul style="list-style-type: none"> <li>a. interrupt control</li> <li>b. incrementer address latch</li> <li>c. serial I/O control</li> <li>d. decrementer address latch</li> </ul>

