

Category	Name	Instruction syntax	Meaning	Format/opcode/funct			Notes/Encoding
Arithmetic	Add	add \$d,\$s,\$t	\$d = \$s + \$t	R	0	20 ₁₆	adds two registers, executes a trap on overflow <div>000000ss sssttttt dddd--- --100000</div>
	Add unsigned	addu \$d,\$s,\$t	\$d = \$s + \$t	R	0	21 ₁₆	as above but ignores an overflow <div>000000ss sssttttt dddd--- --100001</div>
	Subtract	sub \$d,\$s,\$t	\$d = \$s - \$t	R	0	22 ₁₆	subtracts two registers, executes a trap on overflow <div>000000ss sssttttt dddd--- --100010</div>
	Subtract unsigned	subu \$d,\$s,\$t	\$d = \$s - \$t	R	0	23 ₁₆	as above but ignores an overflow <div>000000ss sssttttt dddd000 00100011</div>
	Add immediate	addi \$t,\$s,C	\$t = \$s + C (signed)	I	8 ₁₆	-	Used to add sign-extended constants (and also to copy one register to another: addi \$1, \$2, 0), executes a trap on overflow <div>001000ss sssttttt cccccccc cccccccc</div>
	Add immediate unsigned	addiu \$t,\$s,C	\$t = \$s + C (signed)	I	9 ₁₆	-	as above but ignores an overflow <div>001001ss sssttttt cccccccc cccccccc</div>
	Multiply	mult \$s,\$t	LO = ((\$s * \$t) << 32) >> 32; HI = (\$s * \$t) >> 32;	R	0	18 ₁₆	Multiplies two registers and puts the 64-bit result in two special memory spots - LO and HI. Alternatively, one could say the result of this operation is: <div>(int HI,int LO) = (64-bit) \$s * \$t</div> <p>. See mfhi and mflo for accessing LO and HI regs.</p>
	Multiply unsigned	multu \$s,\$t	LO = ((\$s * \$t) << 32) >> 32; HI = (\$s * \$t) >> 32;	R	0	19 ₁₆	Multiplies two registers and puts the 64-bit result in two special memory spots - LO and HI. Alternatively, one could say the result of this operation is: <div>(int HI,int LO) = (64-bit) \$s * \$t</div> <p>. See mfhi and mflo for accessing LO and HI regs.</p>
	Divide	div \$s, \$t	LO = \$s / \$t HI = \$s % \$t	R	0	1A ₁₆	Divides two registers and puts the 32-bit integer result in LO and the remainder in HI. ^[36]
	Divide unsigned	divu \$s, \$t	LO = \$s / \$t HI = \$s % \$t	R	0	1B ₁₆	Divides two registers and puts the 32-bit integer result in LO and the remainder in HI.
	Load word	lw \$t,C(\$s)	\$t = Memory[\$s + C]	I	23 ₁₆	-	loads the word stored from: MEM[\$s+C] and the following 3 bytes.
	Load halfword	lh \$t,C(\$s)	\$t = Memory[\$s + C] (signed)	I	21 ₁₆	-	loads the halfword stored from: MEM[\$s+C] and the following byte. Sign is extended to width of register.
	Load halfword unsigned	lhu \$t,C(\$s)	\$t = Memory[\$s + C] (unsigned)	I	25 ₁₆	-	As above without sign extension.
	Load byte	lb \$t,C(\$s)	\$t = Memory[\$s + C] (signed)	I	20 ₁₆	-	loads the byte stored from: MEM[\$s+C].
	Load byte unsigned	lbu \$t,C(\$s)	\$t = Memory[\$s + C] (unsigned)	I	24 ₁₆	-	As above without sign extension.
	Store						stores a word into: MEM[\$s+C] and the following 3 bytes. The order of

Data Transfer	word	sw \$t,C(\$s)	Memory[\$s + C] = \$t	I	2B ₁₆	-	the operands is a large source of confusion.
	Store half	sh \$t,C(\$s)	Memory[\$s + C] = \$t	I	29 ₁₆	-	stores the least-significant 16-bit of a register (a halfword) into: MEM[\$s+C].
	Store byte	sb \$t,C(\$s)	Memory[\$s + C] = \$t	I	28 ₁₆	-	stores the least-significant 8-bit of a register (a byte) into: MEM[\$s+C].
	Load upper immediate	lui \$t,C	\$t = C << 16	I	F ₁₆	-	loads a 16-bit immediate operand into the upper 16-bits of the register specified. Maximum value of constant is 2 ¹⁶ -1
	Move from high	mfhi \$d	\$d = HI	R	0	10 ₁₆	Moves a value from HI to a register. Do not use a multiply or a divide instruction within two instructions of mfhi (that action is undefined because of the MIPS pipeline).
	Move from low	mflo \$d	\$d = LO	R	0	12 ₁₆	Moves a value from LO to a register. Do not use a multiply or a divide instruction within two instructions of mflo (that action is undefined because of the MIPS pipeline).
	Move from Control Register	mfcZ \$t, \$d	\$t = Coprocessor[Z].ControlRegister[\$d]	R	0		Moves a 4 byte value from Coprocessor Z Control register to a general purpose register. Sign extension.
	Move to Control Register	mtcZ \$t, \$d	Coprocessor[Z].ControlRegister[\$d] = \$t	R	0		Moves a 4 byte value from a general purpose register to a Coprocessor Z Control register. Sign extension.
Logical	And	and \$d,\$s,\$t	\$d = \$s & \$t	R	0	24 ₁₆	Bitwise and <div> 000000ss sssstttt ddddd--- --100100 </div>
	And immediate	andi \$t,\$s,C	\$t = \$s & C	I	C ₁₆	-	Leftmost 16 bits are padded with 0s <div> 001100ss sssstttt cccccccc cccccccc </div>
	Or	or \$d,\$s,\$t	\$d = \$s \$t	R	0	25 ₁₆	Bitwise or
	Or immediate	ori \$t,\$s,C	\$t = \$s C	I	D ₁₆	-	Leftmost 16 bits are padded with 0s
	Exclusive or	xor \$d,\$s,\$t	\$d = \$s ^ \$t	R	0	26 ₁₆	
	Nor	nor \$d,\$s,\$t	\$d = ~ (\$s \$t)	R	0	27 ₁₆	Bitwise nor
	Set on less than	slt \$d,\$s,\$t	\$d = (\$s < \$t)	R	0	2A ₁₆	Tests if one register is less than another.
	Set on less than unsigned	sltu \$d,\$s,\$t	\$d = (\$s < \$t)	R	0	2B ₁₆	Tests if unsigned integer in one register is less than another.
	Set on less than immediate	slti \$t,\$s,C	\$t = (\$s < C)	I	A ₁₆	-	Tests if one register is less than a constant.
Bitwise Shift	Shift left logical immediate	sll \$d,\$t,shamt	\$d = \$t << shamt	R	0	0	shifts shamt number of bits to the left (multiplies by 2 ^{shamt})
	Shift right logical immediate	srl \$d,\$t,shamt	\$d = \$t >> shamt	R	0	2 ₁₆	shifts shamt number of bits to the right - zeros are shifted in (divides by 2 ^{shamt}). Note that this instruction only works as division of a two's complement number if the value is positive.
	Shift right arithmetic immediate	sra \$d,\$t,shamt	$\$d = \$t \gg shamt + \left(\sum_{n=1}^{shamt} 2^{32-n} \right) \cdot (\$t \gg 31)$	R	0	3 ₁₆	shifts shamt number of bits - the sign bit is shifted in (divides a positive or even 2's complement number by 2 ^{shamt})
	Shift left logical	sllv \$d,\$t,\$s	\$d = \$t << \$s	R	0	4 ₁₆	shifts \$S number of bits to the left (multiplies by 2 ^{\$s})
	Shift right logical	srlv \$d,\$t,\$s	\$d = \$t >> \$s	R	0	6 ₁₆	shifts \$S number of bits to the right - zeros are shifted in (divides by 2 ^{\$s}). Note that this instruction only works as division of a two's

							complement number if the value is positive.
	Shift right arithmetic	sra \$d,\$t,\$s	$\$d = \$t \gg \$s + \left(\sum_{n=1}^{\$s} 2^{32-n} \right) \cdot (\$t \gg 31)$	R	0	7 ₁₆	shifts \$s number of bits - the sign bit is shifted in (divides a positive or even 2's complement number by $2^{\$s}$)
Conditional branch	Branch on equal	beq \$s,\$t,C	if (\$s == \$t) go to PC+4+4*C	I	4 ₁₆	-	Goes to the instruction at the specified address if two registers are equal. <div>000100ss sssstttt cccccccc cccccccc</div>
	Branch on not equal	bne \$s,\$t,C	if (\$s != \$t) go to PC+4+4*C	I	5 ₁₆	-	Goes to the instruction at the specified address if two registers are <i>not</i> equal.
Unconditional jump	Jump	j C	PC = PC+4[31:28] . C*4	J	2 ₁₆	-	Unconditionally jumps to the instruction at the specified address.
	Jump register	jr \$s	goto address \$s	R	0	8 ₁₆	Jumps to the address contained in the specified register
	Jump and link	jal C	\$31 = PC + 4; PC = PC+4[31:28] . C*4	J	3 ₁₆	-	For procedure call - used to call a subroutine, \$31 holds the return address; returning from a subroutine is done by: jr \$31. Return address is PC + 8, not PC + 4 due to the use of a branch delay slot which forces the instruction after the jump to be executed

Note: In MIPS assembly code, the offset for branching instructions can be represented by a label elsewhere in the code.

Note: There is no corresponding *load lower immediate* instruction; this can be done ori (or immediate) with the register \$0 (whose value is always zero). For example, both addi \$1, \$0, 100 and ori \$1, \$0, 100 load the decimal value 100 into register \$1. However, if you are trying to create a 32-bit value with lui (load upper immediate) followed by a "load lower immediate", it is wise to use ori \$1, \$0, 100. The instruction addi will sign extend the most significant bit and potentially overwrite the upper 16 bits when adding negative values.

Note: Subtracting an immediate can be done with adding the negation of that value as the immediate.

Floating point

MIPS has 32 floating-point registers. Two registers are paired for double precision numbers. Odd numbered registers cannot be used for arithmetic or branching, just as part of a double precision register pair.

Category	Name	Instruction syntax	Meaning	Format	opcode	funct	Notes/Encoding
Arithmetic	FP add single	add.s \$x,\$y,\$z	$\$x = \$y + \$z$				Floating-Point add (single precision)
	FP subtract single	sub.s \$x,\$y,\$z	$\$x = \$y - \$z$				Floating-Point subtract (single precision)
	FP multiply single	mul.s \$x,\$y,\$z	$\$x = \$y * \$z$				Floating-Point multiply (single precision)
	FP divide single	div.s \$x,\$y,\$z	$\$x = \$y / \$z$				Floating-Point divide (single precision)
	FP add double	add.d \$x,\$y,\$z	$\$x = \$y + \$z$				Floating-Point add (double precision)
	FP subtract double	sub.d \$x,\$y,\$z	$\$x = \$y - \$z$				Floating-Point subtract (double precision)
	FP multiply double	mul.d \$x,\$y,\$z	$\$x = \$y * \$z$				Floating-Point multiply (double precision)
	FP divide double	div.d \$x,\$y,\$z	$\$x = \$y / \$z$				Floating-Point divide (double precision)
Data Transfer	Load word coprocessor	lwcZ \$x,CONST (\$y)	Coprocessor[Z].DataRegister[\$x] = Memory[\$y + CONST]	I			Loads the 4 byte word stored from: MEM[\$y+CONST] into a Coprocessor data register. Sign extension.
	Store word coprocessor	swcZ \$x,CONST (\$y)	Memory[\$y + CONST] = Coprocessor[Z].DataRegister[\$x]	I			Stores the 4 byte word held by a Coprocessor data register into: MEM[\$y+CONST]. Sign extension.
Logical	FP compare single (eq,ne,lt,le,gt,ge)	c.lt.s \$f2,\$f4	cond = (\$f2 < \$f4)				Floating-point compare less than single precision
	FP compare double (eq,ne,lt,le,gt,ge)	c.lt.d \$f2,\$f4	cond = (\$f2 < \$f4)				Floating-point compare less than double precision
Branch	branch on FP true	bc1t 100	<div> if (cond) goto PC+4+100; </div>				PC relative branch if FP condition
	branch on FP false	bc1f 100	<div> if (cond) goto PC+4+100; </div>				PC relative branch if not condition

Pseudo instructions

These instructions are accepted by the MIPS assembler, although they are not real instructions within the MIPS instruction set. Instead, the assembler translates them into sequences of real instructions.

Name	instruction syntax	Real instruction translation	meaning
Move	move \$rt,\$rs	add \$rt,\$rs,\$zero	R[rt]=R[rs]
Clear	clear \$rt	add \$rt,\$zero,\$zero	R[rt]=0
Not	not \$rt, \$rs	nor \$rt, \$rs, \$zero	R[rt]=~R[rs]
Load Address	la \$rd, LabelAddr	lui \$rd, LabelAddr[31:16] ori \$rd,\$rd, LabelAddr[15:0]	\$rd = Label Address
Load Immediate	li \$rd, IMMED[31:0]	lui \$rd, IMMED[31:16] ori \$rd,\$rd, IMMED[15:0]	\$rd = 32 bit Immediate value
Branch unconditionally	b Label	beq \$zero,\$zero,Label	PC=Label
Branch and link	bal Label	bgezal \$zero,Label	R[31]=PC+8; PC=Label;
Branch if greater than	bgt \$rs,\$rt,Label	slt \$at,\$rt,\$rs bne \$at,\$zero,Label	if (R[rs]>R[rt]) PC=Label
Branch if less than	blt \$rs,\$rt,Label	slt \$at,\$rs,\$rt bne \$at,\$zero,Label	if (R[rs]<R[rt]) PC=Label
Branch if greater than or equal	bge \$rs,\$rt,Label	slt \$at,\$rs,\$rt beq \$at,\$zero,Label	if (R[rs]>=R[rt]) PC=Label
Branch if less than or equal	ble \$rs,\$rt,Label	slt \$at,\$rt,\$rs beq \$at,\$zero,Label	if (R[rs]<=R[rt]) PC=Label
Branch if less than or equal to zero	blez \$rs,Label	slt \$at,\$zero,\$rs beq \$at,\$zero,Label	if (R[rs]<=0) PC=Label
Branch if greater than unsigned	bgtu \$rs,\$rt,Label	sltu \$at,\$rt,\$rs bne \$at,\$zero,Label	if (R[rs]>R[rt]) PC=Label
Branch if greater than zero	bgtz \$rs,Label	slt \$at,\$zero,\$rs bne \$at,\$zero,Label	if (R[rs]>0) PC=Label
Branch if equal to zero	beqz \$rs,Label	beq \$rs,\$zero,Label	if (R[rs]==0) PC=Label
Branch if not equal to zero	bnez \$rs,Label	bne \$rs,\$zero,Label	if (R[rs]!=0) PC=Label
Multiplies and returns only first 32 bits	mul \$d, \$s, \$t	mult \$s, \$t mflo \$d	\$d = \$s * \$t
Divides and returns quotient	div \$d, \$s, \$t	div \$s, \$t mflo \$d	\$d = \$s / \$t
Divides and returns remainder	rem \$d, \$s, \$t	div \$s, \$t mfhi \$d	\$d = \$s % \$t

Other instructions

- NOP (no operation) (machine code 0x00000000, interpreted by CPU as sll \$0,\$0,0)
- break (breaks the program, used by debuggers)
- syscall (used for system calls to the operating system)

Many other pseudoinstructions and floating-point instructions present in MIPS R2000 are given in Appendix B.10 of *Computer Organization and Design, Fourth Edition* by Patterson and Hennessy.

Example code

The following sample code implements the Euler's totient function in MIPS assembly language:

```
.text
.globl main
main:
    la $a0, query           #First the query
    li $v0, 4
    syscall
    li $v0, 5               #Read the input
    syscall
```