

HO CHI MINH UNIVERSITY OF TECHNOLOGY



FACULTY OF COMPUTER SCIENCE AND ENGINEERING
COURSE: LOGIC DESIGN WITH HDL (CO1025)

Logic Design Assignment:

**Designing and implementing
memory in FIFO and PWM in Verilog**

Group 7

Lecturer: Pham Quoc Cuong

Student: Phan Minh Toan - 1852798
Tran Nguyen Khoi - 1952797
Hua Vu Minh Hieu - 2052990
Nguyen Quang Khoi - 2153485

Ho Chi Minh, May 2022



Contents

1	Introduction	3
1.1	FIFO	3
1.2	PWM	3
2	Background and Applications	3
2.1	FIFO	3
2.2	PWM	4
3	Design	5
3.1	FIFO	5
3.2	PWM	5
4	Implementation and Result	7
4.1	FIFO	7
4.2	PWM	17
5	Conclusion	21



List of Figures

1	FIFO Demonstation	4
2	FIFO RTL NETLIST DESIGN	5
3	PWM Block	6
4	PWM General Netlist 1	6
5	PWM General Netlist 2	7
6	PWM General Netlist 3	7
7	FIFO General Waveform	16
8	FIFO READ CASE Waveform	16
9	FIFO WRITE CASE Waveform	17
10	PWM Waveform 1	20
11	PWM Waveform 2	20

Listings

1	FIFO Memory	7
2	Read Block	8
3	Write Block	8
4	FIFO Memory Storage	9
5	FIFO Memory Testbench	9
6	FIFO Output Log	12
7	PWM Module Design	17
8	PWM Module Design Testbench	18



1 Introduction

1.1 FIFO

First In, First Out, commonly known as FIFO, is an asset-management and valuation method in which assets produced or acquired first are sold, used, or disposed of first.

1.2 PWM

In Power Electronics, Pulse-Width Modulation (PWM) is the core for control and has proven effective in driving modern semiconductor power devices. Majority of power electronic circuits are controlled by PWM signals of various forms. Pulse Width Modulation is effective and commonly used as control technique to generate analog signals from a digital device like a micro controller. This post will discuss Pulse Width Modulation, various types of modulation techniques, signal generation, its applications, advantages and disadvantages.

2 Background and Applications

2.1 FIFO

In computing and in systems theory, FIFO an acronym for first in, first out (the first in is the first out) is a method for organizing the manipulation of a data structure (often, specifically a data buffer) where the oldest (first) entry, or "head" of the queue, is processed first.

A FIFO buffer is a read/write storage array that automatically tracks the order in which data enters the module and reads out the data in the same order. In hardware, FIFO buffers are used for synchronization purposes.




Figure 1: FIFO Demonstation

Application: Inventory is assigned costs as items are prepared for sale. This may occur through the purchase of the inventory or production costs, through the purchase of materials, and utilization of labor. These assigned costs are based on the order in which the product was used, and for FIFO, it is based on what arrived first. For example, if 100 items were purchased for \$10 and 100 more items were purchased next for \$15, FIFO would assign the cost of the first item resold of \$10. After 100 items were sold, the new cost of the item would become \$15, regardless of any additional inventory purchases made.

2.2 PWM

Pulse Width Modulation (PWM) controls analog circuits with a micro-processor's digital outputs. In this technique, Digital-to-Analog conversion is not necessary as the noise effects are minimized by keeping the signal digital. In PWM technique the energy is distributed through a series of pulses rather than a continuously varying (analog) signal. By increasing or decreasing pulse width, the energy flow to the motor shaft can be controlled.

Application:

- PWM Techniques are used in Telecommunications for encoding purposes.
- PWM Techniques are used in Telecommunications for encoding purposes.
- Computer Motherboard requires PWM Signals that controls the heat generated in the board. 4 Pin PWM header is embedded in the fan that helps to dissipate the heat from the motherboard.

- It is also used in Audio/Video Amplifiers.

3 Design

3.1 FIFO

In FIFO, We create 4 specific blocks. They are:

- Read block: For the request to get the oldest data-in out.
- Write block: For the request to push the lastest data-in into the queue.
- Signal block: To control the sequence of signal as well as control the status of memory.
- Memory Block. To store data




Figure 2: FIFO RTL NETLIST DESIGN

3.2 PWM

IN PWM Design, the inputs will have clock signal, decrease duty signal and increase duty signal. The output will be the Pulse Width.




Figure 3: PWM Block




Figure 4: PWM General Netlist 1




Figure 5: PWM General Netlist 2




Figure 6: PWM General Netlist 3

4 Implementation and Result

4.1 FIFO

We design our blocks and testbench as follow:

```

1 module fifo(data_out,fifo_full , fifo_empty , fifo_threshold ,
2   fifo_overflow , fifo_underflow ,clk , rst_n , wr, rd, data_in);
3   input wr, rd, clk , rst_n;
4   input [7:0] data_in;
5   output [7:0] data_out;
   output fifo_full , fifo_empty , fifo_threshold , fifo_overflow ,
   fifo_underflow ;

```




```
6     wire [4:0] wptr, rptr;  
7     wire fifo_we, fifo_rd;  
8  
9     write_pointer top1(wptr, fifo_we, wr, fifo_full, clk, rst_n);  
10    read_pointer top2(rptr, fifo_rd, rd, fifo_empty, clk, rst_n);  
11    memory_array top3(data_out, data_in, clk, fifo_we, wptr, rptr)  
12    ;  
13    status_signal top4(fifo_full, fifo_empty, fifo_threshold,  
    fifo_overflow, fifo_underflow, wr, rd, fifo_we, fifo_rd, wptr  
    , rptr, clk, rst_n);  
13 endmodule
```

Listing 1: FIFO Memory

```
1 module read_pointer(rptr, fifo_rd, rd, fifo_empty, clk, rst_n);  
2     input rd, fifo_empty, clk, rst_n;  
3     output [4:0] rptr;  
4     output fifo_rd;  
5     reg [4:0] rptr;  
6  
7     assign fifo_rd = (~fifo_empty)&rd;  
8     always @(posedge clk or negedge rst_n)  
9     begin  
10        if(~rst_n) rptr <= 5'b000000;  
11        else if(fifo_rd)  
12            rptr <= rptr + 5'b000001;  
13        else  
14            rptr <= rptr;  
15        end  
16 endmodule
```

Listing 2: Read Block

```
1 module write_pointer(wptr, fifo_we, wr, fifo_full, clk, rst_n);  
2     input wr, fifo_full, clk, rst_n;  
3     output [4:0] wptr;  
4     output fifo_we;  
5     reg [4:0] wptr;  
6  
7     assign fifo_we = (~fifo_full)&wr;  
8     always @(posedge clk or negedge rst_n)  
9     begin  
10        if(~rst_n) wptr <= 5'b000000;  
11        else if(fifo_we)  
12            wptr <= wptr + 5'b000001;  
13        else  
14            wptr <= wptr;  
15        end  
16 endmodule
```



Listing 3: Write Block

```
1 module memory_array(data_out, data_in, clk, fifo_we, wptr, rptr);
2     input [7:0] data_in;
3     input clk, fifo_we;
4     input [4:0] wptr, rptr;
5     output [7:0] data_out;
6     reg [7:0] data_out2 [15:0];
7     wire [7:0] data_out;
8     always @(posedge clk)
9     begin
10         if (fifo_we)
11             data_out2[wptr[3:0]] <= data_in;
12     end
13     assign data_out = data_out2[rptr[3:0]];
14 endmodule
```

Listing 4: FIFO Memory Storage

```
1
2 `timescale 10 ps / 10 ps
3
4 `define DELAY 10
5 module tb_fifo_32;
6
7     parameter ENDTIME = 40000;
8
9     reg clk;
10    reg rst_n;
11    reg wr;
12    reg rd;
13    reg [7:0] data_in;
14
15    wire [7:0] data_out;
16    wire fifo_empty;
17    wire fifo_full;
18    wire fifo_threshold;
19    wire fifo_overflow;
20    wire fifo_underflow;
21    integer i;
22    fifo tb (
23        data_out, fifo_full, fifo_empty, fifo_threshold,
24        fifo_overflow,
25        fifo_underflow,
26        clk, rst_n, wr, rd, data_in
27    );
```



```
28
29 initial
30     begin
31         clk      = 1'b0;
32         rst_n     = 1'b0;
33         wr       = 1'b0;
34         rd       = 1'b0;
35         data_in   = 8'd0;
36     end
37 initial
38     begin
39         main;
40     end
41 task main;
42     fork
43         clock_generator;
44         reset_generator;
45         operation_process;
46         debug_fifo;
47         endsimulation;
48     join
49 endtask
50 task clock_generator;
51     begin
52         forever #DELAY clk = !clk;
53     end
54 endtask
55 task reset_generator;
56     begin
57         #('DELAY*2)
58         rst_n = 1'b1;
59         # 7.9
60         rst_n = 1'b0;
61         # 7.09
62         rst_n = 1'b1;
63     end
64 endtask
65 task operation_process;
66     begin
67         for (i = 0; i < 17; i = i + 1) begin: WRE
68             #('DELAY*5)
69             wr = 1'b1;
70             data_in = data_in + 8'd1;
71             #('DELAY*2)
72             wr = 1'b0;
73         end
74         #('DELAY)
75         for (i = 0; i < 17; i = i + 1) begin: RDE
76             #('DELAY*2)
```



```
77         rd = 1'b1;
78         #('DELAY*2)
79         rd = 1'b0;
80     end
81 end
82 endtask
83 // 10. Debug fifo
84 task debug_fifo;
85     begin
86         $display("
87         $display("
88         $display("SIMULATION RESULT
89         $display("
90         $display("
91     );
92     $display("
93     $monitor("TIME = %d, wr = %b, rd = %b, data_in = %h",
94 $time, wr, rd, data_in);
95     end
96 endtask
97 reg [5:0] waddr, raddr;
98 reg [7:0] mem[64:0];
99 always @ (posedge clk) begin
100     if (~rst_n) begin
101         waddr <= 6'd0;
102     end
103     else if (wr) begin
104         mem[waddr] <= data_in;
105         waddr <= waddr + 1;
106     end
107     $display("TIME = %d, data_out = %d, mem = %d", $time,
108 data_out, mem[raddr]);
109     if (~rst_n) raddr <= 6'd0;
110     else if (rd & (~fifo_empty)) raddr <= raddr + 1;
111     if (rd & (~fifo_empty)) begin
112         if (mem[raddr]
113 = data_out) begin
114             $display("== PASS == PASS == PASS ==
115 PASS ==");
116             if (raddr == 16) $finish;
117         end
118     else begin
119         $display("== FAIL == FAIL == FAIL ==
120 FAIL ==");
121         $display("THE SIMUALTION FINISHED
```



```
117         _____");  
118         $finish;  
119     end  
120 end  
121 task endsimulation;  
122     begin  
123         #ENDTIME  
124         $display("_____ THE SIMUALTION FINISHED  
125         _____");  
126         $finish;  
127     end  
128 endtask  
endmodule
```

Listing 5: FIFO Memory Testbench

The result is demonstrated as follow, in Log file and Waveform.

```
1 Vivado Simulator 2018.2  
2 Time resolution is 1 ps  
3 _____  
4 _____  
5 _____ SIMULATION RESULT _____  
6 _____  
7 _____  
8 _____  
9 TIME = 0, wr = 0, rd = 0, data_in = 00  
10 TIME = 10, data_out = x, mem = x  
11 TIME = 30, data_out = x, mem = x  
12 TIME = 50, data_out = x, mem = x  
13 TIME = 50, wr = 1, rd = 0, data_in = 01  
14 TIME = 70, data_out = 1, mem = 1  
15 TIME = 70, wr = 0, rd = 0, data_in = 01  
16 TIME = 90, data_out = 1, mem = 1  
17 TIME = 110, data_out = 1, mem = 1  
18 TIME = 120, wr = 1, rd = 0, data_in = 02  
19 TIME = 130, data_out = 1, mem = 1  
20 TIME = 140, wr = 0, rd = 0, data_in = 02  
21 TIME = 150, data_out = 1, mem = 1  
22 TIME = 170, data_out = 1, mem = 1  
23 TIME = 190, data_out = 1, mem = 1  
24 TIME = 190, wr = 1, rd = 0, data_in = 03  
25 TIME = 210, data_out = 1, mem = 1  
26 TIME = 210, wr = 0, rd = 0, data_in = 03  
27 TIME = 230, data_out = 1, mem = 1  
28 TIME = 250, data_out = 1, mem = 1  
29 TIME = 260, wr = 1, rd = 0, data_in = 04  
30 TIME = 270, data_out = 1, mem = 1  
31 TIME = 280, wr = 0, rd = 0, data_in = 04
```



```
32 TIME = 290, data_out = 1, mem = 1
33 TIME = 310, data_out = 1, mem = 1
34 TIME = 330, data_out = 1, mem = 1
35 TIME = 330, wr = 1, rd = 0, data_in = 05
36 TIME = 350, data_out = 1, mem = 1
37 TIME = 350, wr = 0, rd = 0, data_in = 05
38 TIME = 370, data_out = 1, mem = 1
39 TIME = 390, data_out = 1, mem = 1
40 TIME = 400, wr = 1, rd = 0, data_in = 06
41 TIME = 410, data_out = 1, mem = 1
42 TIME = 420, wr = 0, rd = 0, data_in = 06
43 TIME = 430, data_out = 1, mem = 1
44 TIME = 450, data_out = 1, mem = 1
45 TIME = 470, data_out = 1, mem = 1
46 TIME = 470, wr = 1, rd = 0, data_in = 07
47 TIME = 490, data_out = 1, mem = 1
48 TIME = 490, wr = 0, rd = 0, data_in = 07
49 TIME = 510, data_out = 1, mem = 1
50 TIME = 530, data_out = 1, mem = 1
51 TIME = 540, wr = 1, rd = 0, data_in = 08
52 TIME = 550, data_out = 1, mem = 1
53 TIME = 560, wr = 0, rd = 0, data_in = 08
54 TIME = 570, data_out = 1, mem = 1
55 TIME = 590, data_out = 1, mem = 1
56 TIME = 610, data_out = 1, mem = 1
57 TIME = 610, wr = 1, rd = 0, data_in = 09
58 TIME = 630, data_out = 1, mem = 1
59 TIME = 630, wr = 0, rd = 0, data_in = 09
60 TIME = 650, data_out = 1, mem = 1
61 TIME = 670, data_out = 1, mem = 1
62 TIME = 680, wr = 1, rd = 0, data_in = 0a
63 TIME = 690, data_out = 1, mem = 1
64 TIME = 700, wr = 0, rd = 0, data_in = 0a
65 TIME = 710, data_out = 1, mem = 1
66 TIME = 730, data_out = 1, mem = 1
67 TIME = 750, data_out = 1, mem = 1
68 TIME = 750, wr = 1, rd = 0, data_in = 0b
69 TIME = 770, data_out = 1, mem = 1
70 TIME = 770, wr = 0, rd = 0, data_in = 0b
71 TIME = 790, data_out = 1, mem = 1
72 TIME = 810, data_out = 1, mem = 1
73 TIME = 820, wr = 1, rd = 0, data_in = 0c
74 TIME = 830, data_out = 1, mem = 1
75 TIME = 840, wr = 0, rd = 0, data_in = 0c
76 TIME = 850, data_out = 1, mem = 1
77 TIME = 870, data_out = 1, mem = 1
78 TIME = 890, data_out = 1, mem = 1
79 TIME = 890, wr = 1, rd = 0, data_in = 0d
80 TIME = 910, data_out = 1, mem = 1
```



```
81 TIME =          910, wr = 0, rd = 0, data_in = 0d
82 TIME =          930, data_out = 1, mem = 1
83 TIME =          950, data_out = 1, mem = 1
84 TIME =          960, wr = 1, rd = 0, data_in = 0e
85 TIME =          970, data_out = 1, mem = 1
86 TIME =          980, wr = 0, rd = 0, data_in = 0e
87 TIME =          990, data_out = 1, mem = 1
88 TIME =         1010, data_out = 1, mem = 1
89 TIME =         1030, data_out = 1, mem = 1
90 TIME =         1030, wr = 1, rd = 0, data_in = 0f
91 TIME =         1050, data_out = 1, mem = 1
92 TIME =         1050, wr = 0, rd = 0, data_in = 0f
93 TIME =         1070, data_out = 1, mem = 1
94 TIME =         1090, data_out = 1, mem = 1
95 TIME =         1100, wr = 1, rd = 0, data_in = 10
96 TIME =         1110, data_out = 1, mem = 1
97 TIME =         1120, wr = 0, rd = 0, data_in = 10
98 TIME =         1130, data_out = 1, mem = 1
99 TIME =         1150, data_out = 1, mem = 1
100 TIME =         1170, data_out = 1, mem = 1
101 TIME =         1170, wr = 1, rd = 0, data_in = 11
102 TIME =         1190, data_out = 1, mem = 1
103 TIME =         1190, wr = 0, rd = 0, data_in = 11
104 TIME =         1210, data_out = 1, mem = 1
105 TIME =         1220, wr = 0, rd = 1, data_in = 11
106 TIME =         1230, data_out = 1, mem = 1
107 == PASS == PASS == PASS == PASS ==
108 TIME =         1240, wr = 0, rd = 0, data_in = 11
109 TIME =         1250, data_out = 2, mem = 2
110 TIME =         1260, wr = 0, rd = 1, data_in = 11
111 TIME =         1270, data_out = 2, mem = 2
112 == PASS == PASS == PASS == PASS ==
113 TIME =         1280, wr = 0, rd = 0, data_in = 11
114 TIME =         1290, data_out = 3, mem = 3
115 TIME =         1300, wr = 0, rd = 1, data_in = 11
116 TIME =         1310, data_out = 3, mem = 3
117 == PASS == PASS == PASS == PASS ==
118 TIME =         1320, wr = 0, rd = 0, data_in = 11
119 TIME =         1330, data_out = 4, mem = 4
120 TIME =         1340, wr = 0, rd = 1, data_in = 11
121 TIME =         1350, data_out = 4, mem = 4
122 == PASS == PASS == PASS == PASS ==
123 TIME =         1360, wr = 0, rd = 0, data_in = 11
124 TIME =         1370, data_out = 5, mem = 5
125 TIME =         1380, wr = 0, rd = 1, data_in = 11
126 TIME =         1390, data_out = 5, mem = 5
127 == PASS == PASS == PASS == PASS ==
128 TIME =         1400, wr = 0, rd = 0, data_in = 11
129 TIME =         1410, data_out = 6, mem = 6
```



```
130 TIME = 1420, wr = 0, rd = 1, data_in = 11
131 TIME = 1430, data_out = 6, mem = 6
132 == PASS == PASS == PASS == PASS ==
133 TIME = 1440, wr = 0, rd = 0, data_in = 11
134 TIME = 1450, data_out = 7, mem = 7
135 TIME = 1460, wr = 0, rd = 1, data_in = 11
136 TIME = 1470, data_out = 7, mem = 7
137 == PASS == PASS == PASS == PASS ==
138 TIME = 1480, wr = 0, rd = 0, data_in = 11
139 TIME = 1490, data_out = 8, mem = 8
140 TIME = 1500, wr = 0, rd = 1, data_in = 11
141 TIME = 1510, data_out = 8, mem = 8
142 == PASS == PASS == PASS == PASS ==
143 TIME = 1520, wr = 0, rd = 0, data_in = 11
144 TIME = 1530, data_out = 9, mem = 9
145 TIME = 1540, wr = 0, rd = 1, data_in = 11
146 TIME = 1550, data_out = 9, mem = 9
147 == PASS == PASS == PASS == PASS ==
148 TIME = 1560, wr = 0, rd = 0, data_in = 11
149 TIME = 1570, data_out = 10, mem = 10
150 TIME = 1580, wr = 0, rd = 1, data_in = 11
151 TIME = 1590, data_out = 10, mem = 10
152 == PASS == PASS == PASS == PASS ==
153 TIME = 1600, wr = 0, rd = 0, data_in = 11
154 TIME = 1610, data_out = 11, mem = 11
155 TIME = 1620, wr = 0, rd = 1, data_in = 11
156 TIME = 1630, data_out = 11, mem = 11
157 == PASS == PASS == PASS == PASS ==
158 TIME = 1640, wr = 0, rd = 0, data_in = 11
159 TIME = 1650, data_out = 12, mem = 12
160 TIME = 1660, wr = 0, rd = 1, data_in = 11
161 TIME = 1670, data_out = 12, mem = 12
162 == PASS == PASS == PASS == PASS ==
163 TIME = 1680, wr = 0, rd = 0, data_in = 11
164 TIME = 1690, data_out = 13, mem = 13
165 TIME = 1700, wr = 0, rd = 1, data_in = 11
166 TIME = 1710, data_out = 13, mem = 13
167 == PASS == PASS == PASS == PASS ==
168 TIME = 1720, wr = 0, rd = 0, data_in = 11
169 TIME = 1730, data_out = 14, mem = 14
170 TIME = 1740, wr = 0, rd = 1, data_in = 11
171 TIME = 1750, data_out = 14, mem = 14
172 == PASS == PASS == PASS == PASS ==
173 TIME = 1760, wr = 0, rd = 0, data_in = 11
174 TIME = 1770, data_out = 15, mem = 15
175 TIME = 1780, wr = 0, rd = 1, data_in = 11
176 TIME = 1790, data_out = 15, mem = 15
177 == PASS == PASS == PASS == PASS ==
178 TIME = 1800, wr = 0, rd = 0, data_in = 11
```




```
179 TIME = 1810, data_out = 16, mem = 16
180 TIME = 1820, wr = 0, rd = 1, data_in = 11
181 TIME = 1830, data_out = 16, mem = 16
182 == PASS == PASS == PASS == PASS ==
```

Listing 6: FIFO Output Log




Figure 7: FIFO General Waveform




Figure 8: FIFO READ CASE Waveform




Figure 9: FIFO WRITE CASE Waveform

4.2 PWM

The Design of PWM comes as follow:

```

1 module PWM_Generator(
2     clk, // 100MHz clock input
3     increase_duty, // input to increase 10% duty cycle
4     decrease_duty, // input to decrease 10% duty cycle
5     PWMOUT // 10MHz PWM output signal
6 );
7 input clk;
8 input increase_duty;
9 input decrease_duty;
10 output PWMOUT;
11 wire slow_clk_enable; // slow clock enable signal for
debouncing FFs
12 reg[27:0] counter_debounce=0; // counter for creating slow
clock enable signals
13 wire tmp1,tmp2,duty_inc; // temporary flip-flop signals for
debouncing the increasing button
14 wire tmp3,tmp4,duty_dec; // temporary flip-flop signals for
debouncing the decreasing button
15 reg[3:0] counter_PWM=0; // counter for creating 10Mhz PWM
signal
16 reg[3:0] DUTY_CYCLE=5; // initial duty cycle is 50%
17
18 always @(posedge clk)
19 begin

```



```
20     counter_debounce <= counter_debounce + 1;
21     if (counter_debounce >= 1)
22         counter_debounce <= 0;
23     end
24     assign slow_clk_enable = counter_debounce == 1 ? 1:0;
25
26     DFF.PWM PWMDFF1(clk, slow_clk_enable, increase_duty, tmp1);
27     DFF.PWM PWMDFF2(clk, slow_clk_enable, tmp1, tmp2);
28
29     assign duty_inc = tmp1 & (~ tmp2) & slow_clk_enable;
30
31     DFF.PWM PWMDFF3(clk, slow_clk_enable, decrease_duty, tmp3);
32     DFF.PWM PWMDFF4(clk, slow_clk_enable, tmp3, tmp4);
33
34     assign duty_dec = tmp3 & (~ tmp4) & slow_clk_enable;
35     always @(posedge clk)
36     begin
37         if (duty_inc == 1 && DUTY_CYCLE <= 9)
38             DUTY_CYCLE <= DUTY_CYCLE + 1; // increase duty cycle
39         by 10%
40         else if (duty_dec == 1 && DUTY_CYCLE >= 1)
41             DUTY_CYCLE <= DUTY_CYCLE - 1; // decrease duty cycle
42         by 10%
43         end
44
45     always @(posedge clk)
46     begin
47         counter_PWM <= counter_PWM + 1;
48         if (counter_PWM >= 9)
49             counter_PWM <= 0;
50     end
51     assign PWMOUT = counter_PWM < DUTY_CYCLE ? 1:0;
52 endmodule
53
54 module DFF.PWM(clk, en, D, Q);
55     input clk, en, D;
56     output reg Q;
57     always @(posedge clk)
58     begin
59         if (en == 1) // slow clock enable signal
60             Q <= D;
61     end
62 endmodule
```

Listing 7: PWM Module Design

```
1 module PWM_Generator_tb;
2     // Inputs
3     reg clk;
```



```
4   reg increase_duty;
5   reg decrease_duty;
6   // Outputs
7   wire PWMOUT;
8   // Instantiate the PWM Generator with variable duty cycle in
   Verilog
9   PWM_Generator PWM_Generator_Unit(
10      .clk(clk),
11      .increase_duty(increase_duty),
12      .decrease_duty(decrease_duty),
13      .PWMOUT(PWMOUT)
14  );
15  // Create 100Mhz clock
16  initial begin
17      clk = 0;
18      forever #5 clk = ~clk;
19  end
20  initial begin
21      increase_duty = 0;
22      decrease_duty = 0;
23      #50;
24      increase_duty = 1;
25      #50;// increase duty cycle by 10%
26      increase_duty = 0;
27      #50;
28      increase_duty = 1;
29      #50;// increase duty cycle by 10%
30      increase_duty = 0;
31      #50;
32      increase_duty = 1;
33      #50;// increase duty cycle by 10%
34      increase_duty = 0;
35      #50;
36      decrease_duty = 1;
37      #50;//decrease duty cycle by 10%
38      decrease_duty = 0;
39      #50;
40      decrease_duty = 1;
41      #50;//decrease duty cycle by 10%
42      decrease_duty = 0;
43      #50;
44      decrease_duty = 1;
45      #50;//decrease duty cycle by 10%
46      decrease_duty = 0;
47      #50;
48      increase_duty = 1;
49      #50;// increase duty cycle by 10%
50      increase_duty = 0;
51      #50;
```



```
52     increase_duty = 1;
53     #50; // increase duty cycle by 10%
54     increase_duty = 0;
55     #50;
56     increase_duty = 1;
57     #50; // increase duty cycle by 10%
58     increase_duty = 0;
59     #50;
60     increase_duty = 1;
61     #50; // increase duty cycle by 10%
62     increase_duty = 0;
63     #50;
64     increase_duty = 1;
65     #50; // increase duty cycle by 10%
66     increase_duty = 0;
67     #200;
68     $stop;
69 end
70 endmodule
```

Listing 8: PWM Module Design Testbench

And the result is:




Figure 10: PWM Waveform 1




Figure 11: PWM Waveform 2



5 Conclusion

FIFOs are a storage mechanism that operates on a first-in, first-out basis. They are useful for managing the arrival of asynchronous data. Integrating a FIFO with an ISR, such as the UART ISR, can make processing the incoming data much easier for the application developer.

Pulse width modulation is a great method of controlling the amount of power delivered to a load without dissipating any wasted power.