HO CHI MINH UNIVERSITY OF TECHNOLOGY



FACULTY OF COMPUTER SCIENCE AND ENGINEERING COURSE: LOGIC DESIGN WITH HDL (CO1025)

Logic Design Assignment:

Designing and implementing memory in FIFO and PWM in Verilog

Group 7

Lecturer: Pham Quoc Cuong

Student: Phan Minh Toan - 1852798

Tran Nguyen Khoi - 1952797 Hua Vu Minh Hieu - 2052990 Nguyen Quang Khoi - 2153485

Ho Chi Minh, May 2022



Contents

1	Introduction 1.1 FIFO	
2	Background and Applications	3
	2.1 FIFO	3
	2.2 PWM	4
3	Design	5
	3.1 FIFO	5
	3.2 PWM	
4	Implementation and Result	7
	4.1 FIFO	7
	4.2 PWM	
5	Conclusion	21



List of Figures

1	FIFO Demonstation	4
2	FIFO RTL NETLIST DESIGN	5
3	PWM Block	6
4	PWM General Netlist 1	
5	PWM General Netlist 2	
6	PWM General Netlist 3	7
7		16
8		16
9		17
10		20
11		20
T :a+	and and	
Listi	ings	
1	FIFO Memory	7
2	Read Block	
3	Write Block	
4	FIFO Memory Storage	
5	FIFO Memory Testbench	
6		12
7		17^{-}
8	0	18

1 Introduction

1.1 FIFO

First In, First Out, commonly known as FIFO, is an asset-management and valuation method in which assets produced or acquired first are sold, used, or disposed of first.

1.2 PWM

In Power Electronics, Pulse-Width Modulation (PWM) is the core for control and has proven effective in driving modern semiconductor power devices. Majority of power electronic circuits are controlled by PWM signals of various forms. Pulse Width Modulation is effective and commonly used as control technique to generate analog signals from a digital device like a micro controller. This post will discuss Pulse Width Modulation, various types of modulation techniques, signal generation, its applications, advantages and disadvantages.

2 Background and Applications

2.1 FIFO

In computing and in systems theory, FIFO an acronym for first in, first out (the first in is the first out) is a method for organizing the manipulation of a data structure (often, specifically a data buffer) where the oldest (first) entry, or "head" of the queue, is processed first.

A FIFO buffer is a read/write storage array that automatically tracks the order in which data enters the module and reads out the data in the same order. In hardware, FIFO buffers are used for synchronization purposes.






Figure 1: FIFO Demonstation

Application: Inventory is assigned costs as items are prepared for sale. This may occur through the purchase of the inventory or production costs, through the purchase of materials, and utilization of labor. These assigned costs are based on the order in which the product was used, and for FIFO, it is based on what arrived first. For example, if 100 items were purchased for \$10 and 100 more items were purchased next for \$15, FIFO would assign the cost of the first item resold of \$10. After 100 items were sold, the new cost of the item would become \$15, regardless of any additional inventory purchases made.

2.2 PWM

Pulse Width Modulation (PWM) controls analog circuits with a microprocessor's digital outputs. In this technique, Digital-to-Analog conversion is not necessary as the noise effects are minimized by keeping the signal digital. In PWM technique the energy is distributed through a series of pulses rather than a continuously varying (analog) signal. By increasing or decreasing pulse width, the energy flow to the motor shaft can be controlled. Application:

- PWM Techniques are used in Telecommunications for encoding purposes.
- PWM Techniques are used in Telecommunications for encoding purposes.
- Computer Motherboard requires PWM Signals that controls the heat generated in the board. 4 Pin PWM header is embedded in the fan that helps to dissipate the heat from the motherboard.



3 Design

3.1 FIFO

In FIFO, We create 4 specific blocks. They are:

- Read block: For the request to get the oldest data-in out.
- Write block: For the request to push the lasted data-in into the queue.
- Signal block: To control the sequence of signal as well as control the status of memory.
- Memory Block. To store data




Figure 2: FIFO RTL NETLIST DESIGN

3.2 PWM

IN PWM Design, the inputs will have clock signal, decrease duty signal and increase duty signal. The output will be the Pulse Width.






Figure 3: PWM Block




Figure 4: PWM General Netlist 1




Figure 5: PWM General Netlist 2




Figure 6: PWM General Netlist 3

4 Implementation and Result

4.1 FIFO

We design our blocks and testbench as follow:

```
module fifo(data_out, fifo_full, fifo_empty, fifo_threshold,
    fifo_overflow, fifo_underflow, clk, rst_n, wr, rd, data_in);
input wr, rd, clk, rst_n;
input[7:0] data_in;
output[7:0] data_out;
output fifo_full, fifo_empty, fifo_threshold, fifo_overflow,
fifo_underflow;
```

```
wire [4:0] wptr,rptr;
wire fifo_we, fifo_rd;

write_pointer top1(wptr,fifo_we,wr,fifo_full,clk,rst_n);
read_pointer top2(rptr,fifo_rd,rd,fifo_empty,clk,rst_n);
memory_array top3(data_out, data_in, clk,fifo_we, wptr,rptr);
status_signal top4(fifo_full, fifo_empty, fifo_threshold,
fifo_overflow, fifo_underflow, wr, rd, fifo_we, fifo_rd, wptr,rptr,clk,rst_n);
endmodule
```

Listing 1: FIFO Memory

```
module read_pointer(rptr, fifo_rd, rd, fifo_empty, clk, rst_n);
       input rd, fifo_empty, clk, rst_n;
2
       output [4:0] rptr;
       output fifo_rd;
       reg [4:0] rptr;
5
6
       assign fifo_rd = (~fifo_empty)& rd;
       always @(posedge clk or negedge rst_n)
8
       begin
9
           if(rst_n) rptr \le 5'b000000;
           else if (fifo_rd)
                rptr <= rptr + 5'b000001;
           else
13
                rptr <= rptr;
14
           end
  endmodule
16
```

Listing 2: Read Block

```
module write_pointer(wptr, fifo_we, wr, fifo_full, clk, rst_n);
2
       input wr, fifo_full , clk , rst_n;
       output [4:0] wptr;
3
       output fifo_we;
       reg[4:0] wptr;
5
6
       assign fifo_we = (~fifo_full)≀
7
       always @(posedge clk or negedge rst_n)
8
       begin
9
            if(rst_n) wptr \le 5'b0000000;
10
            else if (fifo_we)
11
                wptr \le wptr + 5'b000001;
            else
13
                wptr \le wptr;
14
       end
15
16 endmodule
```



Listing 3: Write Block

```
module memory_array(data_out, data_in, clk, fifo_we, wptr, rptr);
       input [7:0] data_in;
2
       input clk , fifo_we;
3
       input [4:0] wptr, rptr;
4
       output[7:0] data_out;
5
       reg[7:0] data_out2[15:0];
6
       wire [7:0] data_out;
       always @(posedge clk)
8
       begin
9
           if (fifo_we)
10
                data_out2[wptr[3:0]] \le data_in;
11
12
          assign data_out = data_out2[rptr[3:0]];
13
  endmodule
```

Listing 4: FIFO Memory Storage

```
1
    'timescale
                      10 \text{ ps} / 10 \text{ ps}
2
3
                        DELAY 10
    'define
    module
                 tb_fifo_32;
5
6
                    ENDTIME
                                    = 40000;
    parameter
8
    reg
             clk;
9
    reg
              rst_n;
10
11
    reg
             wr;
    reg
              rd;
12
              [7:0] data_in;
    reg
13
14
    wire
               [7:0] data_out;
15
    wire
               fifo_empty;
16
               fifo_full;
    wire
17
               fifo_threshold;
    wire
18
19
    wire
               fifo_overflow;
    wire
               fifo_underflow;
20
    integer i;
21
    fifo tb (
22
      data_out, fifo_full, fifo_empty, fifo_threshold,
23
       fifo_overflow,
      fifo_underflow,
24
25
      clk, rst_n, wr, rd, data_in
27
      );
```

```
28
    initial
29
          begin
30
                          = 1'b0;
                clk
31
                            = 1'b0;
                rst_n
32
                        = 1'b0;
                wr
33
                        = 1'b0;
34
                              = 8' d0;
                data_in
35
          end
36
    initial
37
          begin
38
39
                main;
          end
40
    task main;
41
          fork
42
                clock_generator;
43
                reset_generator;
44
                operation_process;
46
                debug_fifo;
                endsimulation;
47
          join
48
    endtask\\
49
    task clock_generator;
50
          begin
51
                forever #DELAY clk = !clk;
          end
    endtask
    task reset_generator;
          begin
56
                \#(\text{`DELAY}*2)
57
                rst_n = 1'b1;
58
                # 7.9
59
                rst_n = 1'b0;
60
                # 7.09
61
                rst_n = 1'b1;
62
          end
63
    endtask
64
    task operation_process;
65
          begin
66
                for (i = 0; i < 17; i = i + 1) begin: WRE
67
                      \#(\text{`DELAY}*5)
68
                      wr = 1'b1;
69
                      data_in = data_in + 8'd1;
70
                      \#(\text{'DELAY}*2)
71
                      wr = 1'b0;
72
                end
73
                #('DELAY)
74
                for (i = 0; i < 17; i = i + 1) begin: RDE
75
                      #('DELAY * 2)
76
```

```
rd = 1'b1;
77
                     \#(\text{`DELAY}*2)
78
                     rd = 1'b0;
79
                end
80
          end
81
    endtask
82
    // 10. Debug fifo
83
    task debug_fifo;
84
          begin
85
                $display("
86
                                                         —");
                $display("—
87
                               —"):
                $display("-
                                      - SIMULATION RESULT
88
                $display("-
89
                $display("-
90
       );
                $display("
91
                monitor("TIME = \%d, wr = \%b, rd = \%b, data_in = \%h",
92
       $time, wr, rd, data_in);
          end
93
    endtask
94
    reg [5:0] waddr, raddr;
95
    reg [7:0] mem[64:0];
    always @ (posedge clk) begin
97
          if (~rst_n) begin
98
               waddr \leq 6'd0;
99
100
          end
          else if (wr) begin
101
               mem[waddr] <= data_in;
102
               waddr \le waddr + 1;
103
104
          $\display("TIME = \%d, data_out = \%d, mem = \%d", \$time,
105
       data_out,mem[raddr]);
          if (~rst_n) raddr
                                  <= 6' d0;
106
          else if (rd \& (\tilde{fifo}_{empty})) raddr \leq raddr + 1;
107
          if (rd & (~fifo_empty)) begin
108
                if (mem[raddr]
109
                = data_out) begin
110
                     $display ("=== PASS ==== PASS ===== PASS =====
111
       PASS ===");
                     if (raddr == 16) $finish;
113
               end
                else begin
114
                     $display ("=== FAIL ==== FAIL =====
115
       FAIL ===");
                     $display("———— THE SIMUALTION FINISHED
116
```

```
·");
                        $finish;
117
                 end
118
           end
119
     end
120
     task endsimulation;
121
           begin
122
                 #ENDTIME
123
                 $display(
                                             — THE SIMUALTION FINISHED
                      -");
                 $finish;
           end
126
     endtask
127
     endmodule
128
```

Listing 5: FIFO Memory Testbench

The result is demonstrated as follow, in Log file and Waveform.

```
Vivado Simulator 2018.2
   Time resolution is 1 ps
3
                 SIMULATION RESULT -
5
6
   TIME =
                                  0, \text{ wr} = 0, \text{ rd} = 0, \text{ data_in} = 00
9
  TIME =
                                 10, data_out =
                                                     x, mem =
10
  TIME =
                                 30, data_out =
                                                     x, mem =
                                 50, data_out =
  TIME =
                                                     x, mem =
  TIME =
                                 50, wr = 1, rd = 0, data_in =
13
  TIME =
                                 70, data_out =
                                                     1, \text{ mem} =
14
  TIME =
                                 70, wr = 0, rd = 0, data_in = 01
  TIME =
                                 90, data_out =
                                                     1, \text{ mem} =
  TIME =
                                110, data_out =
                                                      1, \text{ mem} =
17
  TIME =
                                120, wr = 1, rd = 0, data_in =
                                130, data_out =
                                                     1, \text{ mem} =
  TIME =
19
  TIME =
                                140, wr = 0, rd = 0, data_in =
20
  TIME =
                                                     1, \text{ mem} =
                                150, data_out =
                                                                   1
21
  TIME =
                                170, data_out =
                                                     1, \text{ mem} =
                                                                   1
22
  TIME =
                                190, data_out =
                                                     1, \text{ mem} =
  TIME =
                                190, wr = 1, rd = 0, data_in =
24
  TIME =
                                210, data_out =
                                                     1, \text{ mem} =
25
  TIME =
                                210, wr = 0, rd = 0, data_in = 03
26
                                230, data_out =
                                                     1, \text{ mem} =
  TIME =
  TIME =
                                250, data_out =
                                                     1, \text{ mem} =
28
  TIME =
                                260, wr = 1, rd = 0, data_in = 04
  |TIME| =
                                270, data_out =
                                                     1, \text{ mem} =
31 TIME =
                                280, wr = 0, rd = 0, data_in = 04
```

```
TIME =
                                 290, data_out =
                                                       1, \text{ mem} =
                                                       1, \text{ mem} =
   TIME =
                                 310, data_out =
33
   TIME =
                                 330, data_out =
                                                       1, \text{ mem} =
                                                                    1
   TIME =
                                 330, wr = 1, rd = 0, data_in =
   TIME =
                                 350, data_out =
                                                       1, \text{ mem} =
36
                                                                    1
   TIME =
                                 350, wr = 0, rd = 0, data_in = 05
  TIME =
                                 370, data_out =
                                                       1, \text{ mem} =
  TIME =
                                 390, data_out =
                                                       1, \text{ mem} =
39
                                 400, wr = 1, rd = 0, data_in =
  TIME =
40
  TIME =
                                 410, data_out =
                                                       1, \text{ mem} =
  TIME =
                                 420, wr = 0, rd = 0, data_in =
43
  TIME =
                                 430, data_out =
                                                       1, \text{ mem} =
   TIME =
                                 450, data_out =
                                                       1, \text{ mem} =
                                                                    1
44
   TIME =
                                 470, data_out =
                                                       1, \text{ mem} =
45
                                 470, wr = 1, rd = 0, data_in =
  TIME =
   TIME =
                                 490, data_out =
47
                                                       1, \text{ mem} =
   TIME =
                                 490, wr = 0, rd = 0, data_in = 07
48
  TIME =
                                 510, data_out =
                                                       1, \text{ mem} =
                                                                    1
49
  TIME =
                                 530, data_out =
                                                       1, \text{ mem} =
   TIME =
                                 540, wr = 1, rd = 0, data_in =
51
   TIME =
                                 550, data_out =
                                                       1, \text{ mem} =
                                                                    1
  TIME =
                                 560, wr = 0, rd = 0, data_in =
  TIME =
                                 570, data_out =
                                                       1, \text{ mem} =
  TIME =
                                 590, data_out =
                                                       1 \text{, mem} =
                                 610, data_out =
                                                       1, \text{ mem} =
  TIME =
56
                                 610, wr = 1, rd = 0, data_in =
  TIME =
  TIME =
                                 630, data_out =
                                                       1, \text{ mem} =
58
   TIME =
                                 630, wr = 0, rd = 0, data_in =
59
   TIME =
                                 650, data_out =
                                                       1, \text{ mem} =
                                                                    1
  TIME =
                                 670, data_out =
                                                       1, \text{ mem} =
  TIME =
                                 680, wr = 1, rd = 0, data_in =
62
   TIME =
                                 690, data_out =
                                                       1, \text{ mem} =
63
  TIME =
                                 700, wr = 0, rd = 0, data_in = 0a
64
  TIME =
                                 710, data_out =
                                                       1, \text{ mem} =
                                                                    1
   TIME =
                                 730, data_out =
                                                       1, \text{ mem} =
                                                                    1
66
   TIME =
                                 750, data_out =
                                                       1, \text{ mem} =
                                                                    1
  TIME =
                                 750, wr = 1, rd = 0, data_in = 0b
  TIME =
                                 770, data_out =
                                                       1, \text{ mem} =
  TIME =
                                 770, wr = 0, rd = 0, data_in = 0b
  TIME =
                                 790, data_out =
                                                       1, \text{ mem} =
                                                                    1
71
  TIME =
                                 810, data_out =
                                                       1, \text{ mem} =
                                 820, wr = 1, rd = 0, data_in =
  TIME =
73
   TIME =
                                 830, data_out =
74
                                                       1, \text{ mem} =
                                                                    1
  TIME =
                                 840, wr = 0, rd = 0, data_in =
75
  TIME =
                                 850, data_out =
                                                       1, \text{ mem} =
  TIME =
                                 870, data_out =
                                                       1, \text{ mem} =
77
  TIME =
                                 890, data_out =
                                                       1, \text{ mem} =
78
  TIME =
                                 890, wr = 1, rd = 0, data_in =
79
                                910, data_out =
80 TIME =
                                                       1, \text{ mem} =
```

```
TIME =
                                910, wr = 0, rd = 0, data_in = 0d
81
   TIME =
                                930, data_out =
                                                      1, \text{ mem} =
82
   TIME =
                                950, data_out =
                                                      1, \text{ mem} =
   TIME =
                                960, wr = 1, rd = 0, data_in = 0e
84
   TIME =
                                970, data_out =
                                                      1, \text{ mem} =
                                                                   1
85
   TIME =
                                980, \text{ wr} = 0, \text{ rd} = 0, \text{ data_in} = 0e
   TIME =
                                990, data_out =
                                                      1, \text{ mem} =
   TIME =
                               1010, data_out =
                                                      1, \text{ mem} =
88
                                                      1, \text{ mem} =
   TIME =
                               1030, data_out =
                                                                   1
89
                               1030, wr = 1, rd = 0, data_in =
   TIME =
90
                               1050, data_out =
   TIME =
                                                      1, \text{ mem} =
   TIME =
                               1050, wr = 0, rd = 0, data_in =
92
   TIME =
                               1070, data_out =
                                                      1, \text{ mem} =
93
   TIME =
                               1090, data_out =
                                                      1, \text{ mem} =
94
                               1100, wr = 1, rd = 0, data_in = 10
   TIME =
   TIME =
                               1110, data_out =
                                                      1, \text{ mem} =
96
   TIME =
                               1120, wr = 0, rd = 0, data_in = 10
97
                               1130, data_out =
                                                      1, \text{ mem} =
                                                                   1
   TIME =
                               1150, data_out =
   TIME =
                                                      1, \text{ mem} =
                                                                   1
   TIME =
                               1170, data_out =
                                                      1, \text{ mem} =
                                                                   1
100
   TIME =
                               1170, wr = 1, rd = 0, data_in = 11
   TIME =
                               1190, data_out =
                                                      1, \text{ mem} =
                                                                   1
   TIME =
                               1190, wr = 0, rd = 0, data_in = 11
   TIME =
                               1210, data_out =
                                                      1, \text{ mem} =
   TIME =
                               1220, wr = 0, rd = 1, data_in = 11
   TIME =
                               1230, data_out =
106
                                                      1, \text{ mem} =
   == PASS =
                 == PASS =
                               = PASS \longrightarrow PASS =
   TIME =
                               1240, wr = 0, rd = 0, data_in = 11
108
   TIME =
                               1250, data_out = 2, mem =
109
   TIME =
                               1260, wr = 0, rd = 1, data_in = 11
   TIME =
                               1270, data_out =
                                                      2, \text{ mem} =
111
                   = PASS =
                               = PASS \longrightarrow PASS =
   = PASS =
112
                               1280, wr = 0, rd = 0, data_in = 11
   TIME =
113
                               1290, data_out =
                                                      3, \text{ mem} =
   TIME =
114
   TIME =
                               1300, wr = 0, rd = 1, data_in = 11
115
   TIME =
                               1310, data_out =
                                                      3, \text{ mem} =
   = PASS = PASS =
                               = PASS = PASS =
117
   TIME =
                               1320, wr = 0, rd = 0, data_in = 11
118
   TIME =
                               1330, data_out =
                                                      4, \text{ mem} =
119
   TIME =
                               1340, wr = 0, rd = 1, data_in = 11
120
                                                      4, \text{ mem} =
   TIME =
                               1350, data_out =
                  = PASS =
                               = PASS \longrightarrow PASS =
      = PASS =
                               1360, wr = 0, rd = 0, data_in = 11
   TIME =
123
                               1370, data_out = 5, mem =
   TIME =
124
   TIME =
                               1380, wr = 0, rd = 1, data_in = 11
                               1390, data_out =
                                                      5, \text{ mem} =
126
   === PASS ==== PASS =
                               = PASS ==== PASS ====
127
   TIME =
                               1400, wr = 0, rd = 0, data_in = 11
128
129 TIME =
                               1410, data_out =
                                                      6 \, \text{mem} =
```

```
TIME =
                            1420, wr = 0, rd = 1, data_in = 11
130
   TIME =
                            1430, data_out =
                                                 6, \text{ mem} =
131
   —— PASS ——— PASS ——— PASS ———
   TIME =
                            1440, wr = 0, rd = 0, data_in = 11
   TIME =
                            1450, data_out =
                                                 7, \text{ mem} =
   TIME =
                            1460, wr = 0, rd = 1, data_in = 11
   TIME =
                            1470, data_out =
                                                 7, \text{ mem} =
136
   = PASS = PASS =
                            = PASS \longrightarrow PASS \longrightarrow
137
                            1480, wr = 0, rd = 0, data_in = 11
   TIME =
138
   TIME =
                                                 8, \text{ mem} =
                            1490, data_out =
139
   TIME =
                            1500, wr = 0, rd = 1, data_in = 11
   TIME =
                            1510, data_out =
                                                 8 \text{, mem} =
141
      = PASS =
                  = PASS =
                             = PASS ===== PASS =
142
                            1520, wr = 0, rd = 0, data_in = 11
   TIME =
143
   TIME =
                            1530, data_out =
                                                 9 \, \text{mem} =
144
   TIME =
                            1540, wr = 0, rd = 1, data_in = 11
145
   TIME =
                            1550, data_out =
                                                 9 \text{, mem} =
146
                 = PASS =
                            = PASS = PASS =
   = PASS =
147
   TIME =
                            1560, wr = 0, rd = 0, data_in = 11
148
   TIME =
                            1570, data_out = 10, mem = 10
149
   TIME =
                            1580, wr = 0, rd = 1, data_in = 11
   TIME =
                            1590, data_out = 10, mem = 10
151
   === PASS ==== PASS =
                            = PASS ==== PASS ====
                            1600, wr = 0, rd = 0, data_in = 11
   TIME =
   TIME =
                            1610, data_out = 11, mem = 11
                            1620, wr = 0, rd = 1, data_in = 11
   TIME =
   TIME =
                            1630, data_out = 11, mem = 11
156
     = PASS =
                 = PASS =
                             = PASS \longrightarrow PASS =
   TIME =
                            1640, wr = 0, rd = 0, data_in = 11
158
   TIME =
                            1650, data_out = 12, mem = 12
   TIME =
                            1660, wr = 0, rd = 1, data_in = 11
160
   TIME =
                            1670, data_out = 12, mem = 12
161
   —— PASS ——— PASS ——— PASS ———
162
   TIME =
                            1680, wr = 0, rd = 0, data_in = 11
                            1690, data_out = 13, mem = 13
   TIME =
164
   TIME =
                            1700, wr = 0, rd = 1, data_in = 11
165
   TIME =
                            1710, data_out = 13, mem = 13
166
     = PASS =
                 = PASS =
                            = PASS \longrightarrow PASS =
167
   TIME =
                            1720, wr = 0, rd = 0, data_in = 11
168
   TIME =
                            1730, data_out = 14, mem = 14
169
                            1740, wr = 0, rd = 1, data_in = 11
   TIME =
170
                            1750, data_out = 14, mem = 14
   TIME =
171
               = PASS =
                            = PASS ==== PASS ====
   = PASS =
   TIME =
                            1760, wr = 0, rd = 0, data_in = 11
   TIME =
                            1770, data_out = 15, mem = 15
174
   TIME =
                            1780, wr = 0, rd = 1, data_in = 11
175
   TIME =
                            1790, data_out = 15, mem = 15
                             = PASS = PASS =
                  = PASS =
      = PASS =
177
   TIME =
                            1800, wr = 0, rd = 0, data_in = 11
178
```



Listing 6: FIFO Output Log




Figure 7: FIFO General Waveform




Figure 8: FIFO READ CASE Waveform




Figure 9: FIFO WRITE CASE Waveform

4.2 PWM

The Design of PWM comes as follow:

```
module PWM_Generator(
       clk, // 100MHz clock input
2
       increase_duty, // input to increase 10% duty cycle
3
       decrease_duty, // input to decrease 10% duty cycle
      PWMOUT // 10MHz PWM output signal
6
       );
       input clk;
7
       input increase_duty;
       input decrease_duty;
9
       output PWMOUT;
10
       wire slow_clk_enable; // slow clock enable signal for
11
      debouncing FFs
       reg[27:0] counter_debounce=0;// counter for creating slow
12
      clock enable signals
       wire tmp1, tmp2, duty_inc; // temporary flip-flop signals for
13
      debouncing the increasing button
       wire tmp3, tmp4, duty_dec; // temporary flip-flop signals for
14
      debouncing the decreasing button
       reg[3:0] counter_PWM=0;// counter for creating 10Mhz PWM
       reg[3:0] DUTY_CYCLE=5; // initial duty cycle is 50%
17
18
       always @(posedge clk)
19
       begin
```

```
counter_debounce <= counter_debounce + 1;</pre>
20
            if (counter_debounce>=1)
21
                counter_debounce <= 0;
22
       end
23
       assign slow_clk_enable = counter_debounce == 1 ?1:0;
25
       DFF_PWM PWM_DFF1(clk, slow_clk_enable, increase_duty, tmp1);
26
       DFF.PWM PWM.DFF2(clk, slow_clk_enable, tmp1, tmp2);
27
28
       assign duty_inc = tmp1 & (~ tmp2) & slow_clk_enable;
29
       DFF_PWM PWM_DFF3(clk, slow_clk_enable, decrease_duty, tmp3);
31
       DFF_PWM PWM_DFF4(clk,slow_clk_enable,tmp3, tmp4);
32
33
       assign duty_dec = tmp3 & (~ tmp4) & slow_clk_enable;
34
       always @(posedge clk)
35
       begin
36
            if (duty_inc==1 && DUTY_CYCLE <= 9)
                DUTY_CYCLE <= DUTY_CYCLE + 1; // increase duty cycle
38
      by 10%
            \begin{tabular}{ll} else & if (duty\_dec==1 \&\& DUTY\_CYCLE>=1) \end{tabular}
39
                DUTY\_CYCLE \leftarrow DUTY\_CYCLE - 1; //decrease duty cycle
40
      by 10%
       end
41
42
       always @(posedge clk)
       begin
44
            counter_PWM \le counter_PWM + 1;
45
            if (counter_PWM>=9)
46
                counter_PWM \le 0;
47
       end
48
       assign PWMOUT = counter_PWM < DUTY_CYCLE ? 1:0;
49
       endmodule
50
   module DFF_PWM(clk,en,D,Q);
       input clk, en, D;
54
       output reg Q;
       always @(posedge clk)
       begin
56
            if (en==1) // slow clock enable signal
57
                Q \leq D;
       end
   endmodule
60
```

Listing 7: PWM Module Design

```
module PWM_Generator_tb;
// Inputs
reg_clk;
```

```
reg increase_duty;
       reg decrease_duty;
5
       // Outputs
6
       wire PWMOUT;
7
   // Instantiate the PWM Generator with variable duty cycle in
8
      Verilog
       PWM_Generator PWM_Generator_Unit (
9
10
            . clk (clk),
            .increase_duty(increase_duty),
11
            . decrease_duty (decrease_duty),
12
            .PWM.OUT(PWM.OUT)
13
           );
14
   // Create 100Mhz clock
15
       initial begin
16
           clk = 0;
17
            forever #5 clk = ~clk;
18
       end
19
       initial begin
           increase_duty = 0;
21
           decrease\_duty = 0;
22
           #50;
23
24
           increase_duty = 1;
           #50;// increase duty cycle by 10%
25
           increase_duty = 0;
26
           #50;
27
           increase_duty = 1;
           #50;// increase duty cycle by 10%
29
           increase_duty = 0;
30
           #50;
31
           increase_duty = 1;
32
           #50;// increase duty cycle by 10\%
33
           increase_duty = 0;
34
           #50;
35
           decrease_duty = 1;
36
           #50;//decrease duty cycle by 10%
37
           decrease_duty = 0;
38
           #50;
39
           decrease\_duty = 1;
40
           \#50;//decrease duty cycle by 10%
41
           decrease_duty = 0;
42
           #50;
43
           decrease\_duty = 1;
44
           #50;//decrease duty cycle by 10%
45
           decrease_duty = 0;
46
           #50;
47
           increase_duty = 1;
48
           #50;// increase duty cycle by 10\%
49
           increase_duty = 0;
50
           #50;
51
```

```
increase_duty = 1;
            \#50;// increase duty cycle by 10\%
            increase_duty = 0;
            #50;
            increase_duty = 1;
56
            \#50;// increase duty cycle by 10\%
57
            increase_duty = 0;
58
59
           increase_duty = 1;
60
            \#50;// increase duty cycle by 10\%
61
            increase_duty = 0;
62
63
            #50;
            increase_duty = 1;
64
            #50;// increase duty cycle by 10\%
65
            increase_duty = 0;
66
            #200;
67
            $stop;
68
       end
69
  endmodule
```

Listing 8: PWM Module Design Testbench

And the result is:




Figure 10: PWM Waveform 1





Figure 11: PWM Waveform 2



5 Conclusion

FIFOs are a storage mechanism that operates on a first-in, first-out basis. They are useful for managing the arrival of asynchronous data. Integrating a FIFO with an ISR, such as the UART ISR, can make processing the incoming data much easier for the application developer.

Pulse width modulation is a great method of controlling the amount of power delivered to a load without dissipating any wasted power.