HO CHI MINH UNIVERSITY OF TECHNOLOGY



FACULTY OF COMPUTER SCIENCE AND ENGINEERING COURSE: LOGIC DESIGN WITH HDL (CO1025)

Logic Design Lab:

Weekly report - 3

Lecturer: Pham Quoc Cuong

Student: Phan Minh Toan - 1852798

Tran Nguyen Khoi - 1952797 Hua Vu Minh Hieu - 2052990 Nguyen Quang Khoi - 2153485

Ho Chi Minh, May 2022



Contents

1	Exercise 1	3
2	Exercise 2.1	5
3	Exercise 2.2	6



List of Figures

1	Clock Frequency Divider RTL Design
2	Clock Frequency Divider waveform - 1
3	Clock Frequency Divider waveform - 2
4	Rising Edge Detection Circuit RTL Design
5	Rising Edge Detection Circuit Waveform
6	4 bit binary counter RTL Design
7	4 bit binary counter Waveform
\mathbf{List}	ings
1	Clock Frequency Divider Implementation
2	Clock Frequency Divider Testbench
3	Rising Edge Detection Circuit Implementation
4	Rising Edge Detection Circuit Testbench
5	4 bit binary counter Implementation
6	4 bit binary counter Testbench

1 Exercise 1

Clock Frequency Divider implementation:




Figure 1: Clock Frequency Divider RTL Design




Figure 2: Clock Frequency Divider waveform - 1



Figure 3: Clock Frequency Divider waveform - 2

```
module policesiren (
input CLOCK_50,
output reg LED_B,
output reg LED_R
```

Weekly report 3 Academic year 2021 - 2022

```
);
5
6
        /* reg */
7
        reg [8:0] counter;
8
        reg state;
9
        initial
10
        counter = 4'b0000;
11
12
        always @ (posedge CLOCK_50) begin
13
             LED_R \leftarrow LED_B;
14
             \label{eq:leden} LED\_B <= \ state \; ;
             counter \le counter + 1;
16
             state <= counter [8];
17
                        — data to change
18
        end
19
20
   endmodule
```

Listing 1: Clock Frequency Divider Implementation

```
'timescale 10ps / 1ps
 //
2
    // Company:
 // Engineer:
4
5
 // Create Date: 04/28/2022 01:19:35 PM
 // Design Name:
 // Module Name: clock_divider_tb
 // Project Name:
9
 // Target Devices:
 // Tool Versions:
 // Description:
12
13
 // Dependencies :
14
 | / /
15
    Revision:
16
 // Revision 0.01 - File Created
17
    Additional Comments:
18
19
20
 //
    21
22
 module policesiren_tb(
23
24
     );
25
```

```
BK
```

```
reg clock_in;
wire LED_R;
wire LED_B;

policesiren uut(.CLOCK_50(clock_in), .LED_B(LED_B), .LED_R(LED_R));

initial begin
    clock_in = 0;
    forever #10 clock_in = clock_in;

end
endmodule
```

Listing 2: Clock Frequency Divider Testbench

2 Exercise 2.1

Rising Edge Detection Circuit implementation:




Figure 4: Rising Edge Detection Circuit RTL Design



Figure 5: Rising Edge Detection Circuit Waveform

```
module risingedgedetector (
1
       input signal,
2
       input clk,
3
       output reg out
  );
5
       reg signal_delay;
6
       always @(posedge clk) begin
7
           signal_delay <= signal;
8
           out = signal & ~signal_delay;
9
       end
10
  endmodule
11
```

Listing 3: Rising Edge Detection Circuit Implementation

```
'timescale 1ns / 1ps
    module risingedgedetector_tb();
2
3
          reg signal;
          reg clk;
 5
          wire out;
 6
          rising edge detector\ UUT (.\, signal\, (\, signal\, )\,\, ,\ .\, clk\, (\, clk\, )\,\, ,\ .\, out\, (\, out\, )
 8
         );
9
          always #5 clk = ~clk;
10
11
          initial begin
                 clk \ll 0;
13
                 \operatorname{signal} <=0;
14
                 #10 \operatorname{signal} \ll 0;
                 #15 \operatorname{signal} \le 1;
16
                 #20 \operatorname{signal} \le 0;
17
                 #25 \operatorname{signal} \le 0;
18
                 #30 \operatorname{signal} \le 0;
19
                 #35 \operatorname{signal} \le 1;
20
                 #40 \operatorname{signal} \le 0;
21
                 \#45 \text{ signal} \ll 0;
22
                 $stop;
23
          end
24
   endmodule
```

Listing 4: Rising Edge Detection Circuit Testbench

3 Exercise 2.2

4 bit binary counter implementation:






Figure 6: 4 bit binary counter RTL Design




Figure 7: 4 bit binary counter Waveform

```
module pos_edge_dectect(
1
       input signal,
2
       input clock,
3
       output reg pe
       );
5
6
       reg sig_delay;
8
       always @(posedge clock) begin
9
           sig_delay \le signal;
10
           pe = signal & ~sig_delay;
11
12
       end
13 endmodule
```

```
14
   module counter (
        input clock_in,
16
        input button,
17
        output reg [3:0] out
18
19
20
        pos_edge_dectect get_rst(button, clock_in, clock_out);
21
        initial begin out = 4'b0000; end
22
        always @(posedge clock_in) begin
23
             if (\operatorname{clock\_out} = 1) out = \operatorname{out} + 1;
        end
25
   endmodule
```

Listing 5: 4 bit binary counter Implementation

```
'timescale 1ns / 1ps
2
  //
    // Company:
 // Engineer:
  // Create Date: 04/28/2022 02:22:56 PM
  // Design Name:
 // Module Name: pos_edge_dectect_tb
 // Project Name:
9
10 // Target Devices:
 // Tool Versions:
11
12 | //
    Description:
13
 // Dependencies:
14
15
    Revision:
16
    Revision 0.01 - File Created
17
    Additional Comments:
18
19
 | / /
 //
20
    21
22
  module pos_edge_dectect_tb(
23
24
25
     reg clock;
26
     reg button;
27
     wire [3:0] out;
29
```

```
30
        counter ped0(.clock_in(clock), .button(button), .out(out));
31
32
        always #5 clock = ~clock;
33
        initial begin
35
        \operatorname{clock} = 0;
36
        button \leq 0;
37
        \#20;
38
        #10 button <= 1;
39
        #40 button \ll 0;
41
        #10 button \leq 1;
       #40 button <= 0;
42
        #20
43
        #20 button \leq 1;
44
        #10 button \leq 0;
45
        #20 button <= 1;
46
        #100 button \leq 0;
        #20 button <= 1;
48
        #10 button \leq 0;
49
        $stop;
50
        end
51
  endmodule
```

Listing 6: 4 bit binary counter Testbench