

HO CHI MINH UNIVERSITY OF TECHNOLOGY



FACULTY OF COMPUTER SCIENCE AND ENGINEERING  
COURSE: LOGIC DESIGN WITH HDL (CO1025)

---

Logic Design Lab:

## Weekly report - 3

---

Lecturer: Pham Quoc Cuong  
Student: Phan Minh Toan - 1852798  
Tran Nguyen Khoi - 1952797  
Hua Vu Minh Hieu - 2052990  
Nguyen Quang Khoi - 2153485

Ho Chi Minh, May 2022



## Contents

1	Exercise 1	3
2	Exercise 2.1	5
3	Exercise 2.2	6



## List of Figures

1	Clock Frequency Divider RTL Design . . . . .	3
2	Clock Frequency Divider waveform - 1 . . . . .	3
3	Clock Frequency Divider waveform - 2 . . . . .	3
4	Rising Edge Detection Circuit RTL Design . . . . .	5
5	Rising Edge Detection Circuit Waveform . . . . .	5
6	4 bit binary counter RTL Design . . . . .	7
7	4 bit binary counter Waveform . . . . .	7

## Listings

1	Clock Frequency Divider Implementation . . . . .	3
2	Clock Frequency Divider Testbench . . . . .	4
3	Rising Edge Detection Circuit Implementation . . . . .	6
4	Rising Edge Detection Circuit Testbench . . . . .	6
5	4 bit binary counter Implementation . . . . .	7
6	4 bit binary counter Testbench . . . . .	8

# 1 Exercise 1

Clock Frequency Divider implementation:




Figure 1: Clock Frequency Divider RTL Design




Figure 2: Clock Frequency Divider waveform - 1




Figure 3: Clock Frequency Divider waveform - 2

```
1 module policesiren (
2     input CLOCK_50,
3     output reg LED_B,
4     output reg LED_R
```



```
5 );  
6  
7     /* reg */  
8     reg [8:0] counter;  
9     reg state;  
10    initial  
11    counter = 4'b0000;  
12  
13    always @ (posedge CLOCK_50) begin  
14        LED_R <= ~LED_B;  
15        LED_B <= state;  
16        counter <= counter + 1;  
17        state <= counter[8];  
18        // <----- data to change  
19    end  
20  
21 endmodule
```

Listing 1: Clock Frequency Divider Implementation

```
1 'timescale 10ps / 1ps  
2 //  
3 // Company:  
4 // Engineer:  
5 //  
6 // Create Date: 04/28/2022 01:19:35 PM  
7 // Design Name:  
8 // Module Name: clock_divider_tb  
9 // Project Name:  
10 // Target Devices:  
11 // Tool Versions:  
12 // Description:  
13 //  
14 // Dependencies:  
15 //  
16 // Revision:  
17 // Revision 0.01 – File Created  
18 // Additional Comments:  
19 //  
20 //  
21  
22  
23 module policesiren_tb(  
24  
25 );
```



```
26 reg clock_in;  
27 wire LED_R;  
28 wire LED_B;  
29  
30 policesiren uut(.CLOCK_50(clock_in), .LED_B(LED_B), .LED_R(LED_R  
    ));  
31  
32 initial begin  
33     clock_in = 0;  
34     forever #10 clock_in = ~clock_in;  
35 end  
36 endmodule
```

Listing 2: Clock Frequency Divider Testbench

## 2 Exercise 2.1

Rising Edge Detection Circuit implementation:




Figure 4: Rising Edge Detection Circuit RTL Design



Figure 5: Rising Edge Detection Circuit Waveform



```
1 module rising edgedetector (
2     input signal ,
3     input clk ,
4     output reg out
5 );
6     reg signal_delay;
7     always @(posedge clk) begin
8         signal_delay <= signal;
9         out = signal & ~signal_delay;
10    end
11 endmodule
```

Listing 3: Rising Edge Detection Circuit Implementation

```
1 `timescale 1ns / 1ps
2 module rising edgedetector_tb();
3
4     reg signal;
5     reg clk;
6     wire out;
7
8     rising edgedetector UUT(.signal(signal), .clk(clk), .out(out)
9 );
10
11     always #5 clk = ~clk;
12
13     initial begin
14         clk <= 0;
15         signal <= 0;
16         #10 signal <= 0;
17         #15 signal <= 1;
18         #20 signal <= 0;
19         #25 signal <= 0;
20         #30 signal <= 0;
21         #35 signal <= 1;
22         #40 signal <= 0;
23         #45 signal <= 0;
24         $stop;
25     end
26 endmodule
```

Listing 4: Rising Edge Detection Circuit Testbench

## 3 Exercise 2.2

4 bit binary counter implementation:




Figure 6: 4 bit binary counter RTL Design




Figure 7: 4 bit binary counter Waveform

```

1 module pos_edge_detect(
2     input signal,
3     input clock,
4     output reg pe
5 );
6
7     reg sig_delay;
8
9     always @(posedge clock) begin
10         sig_delay <= signal;
11         pe = signal & ~sig_delay;
12     end
13 endmodule

```





```
14
15 module counter(
16     input clock_in ,
17     input button ,
18     output reg [3:0] out
19 );
20
21 pos_edge_dectect get_rst(button , clock_in , clock_out);
22 initial begin out = 4'b0000; end
23 always @(posedge clock_in) begin
24     if (clock_out == 1) out = out + 1;
25 end
26 endmodule
```

Listing 5: 4 bit binary counter Implemetation

```
1 'timescale 1ns / 1ps
2 //
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 04/28/2022 02:22:56 PM
7 // Design Name:
8 // Module Name: pos_edge_dectect_tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 – File Created
18 // Additional Comments:
19 //
20 //
21
22
23 module pos_edge_dectect_tb(
24
25 );
26 reg clock;
27 reg button;
28 wire [3:0] out;
29
```



```
30
31     counter ped0(.clock_in(clock), .button(button), .out(out));
32
33     always #5 clock = ~clock;
34
35     initial begin
36         clock <= 0;
37         button <= 0;
38         #20;
39         #10 button <= 1;
40         #40 button <= 0;
41         #10 button <= 1;
42         #40 button <= 0;
43         #20
44         #20 button <= 1;
45         #10 button <= 0;
46         #20 button <= 1;
47         #100 button <= 0;
48         #20 button <= 1;
49         #10 button <= 0;
50         $stop;
51     end
52 endmodule
```

Listing 6: 4 bit binary counter Testbench