




power_rails

V24_LOGIC

File: power_rails.kicad_sch

mcu

V24_MON

SPI3 + MC02 clock

TIM5 encoder mode

I2C1 calibration EEPROM

GPIO / TIM15 / TIM1_BKIN2

File: mcu.kicad_sch

TIM1 PWM, ADC1/2 sense, TIM3

MOTOR_PWM_AHD

MOTOR_PWM_ALD

MOTOR_PWM_BHD

MOTOR_PWM_BLD

MOTOR_PWM_CHD

MOTOR_PWM_CLD

DRV8323_END

DRV8323_nCSD

DRV8323_CALD

DRV8323_nFAULT

MOTOR_I_A

MOTOR_I_B

MOTOR_I_C

MOTOR_FETTEMP

VBUS_MON

MOTOR_ENCODER_A

MOTOR_ENCODER_B

MOTOR_ENCODER_I

HALL1

HALL2

HALL3

SPI2 CONFIG bus + ADS1120 nCS

CONFIG_SPI_SCKD

CONFIG_SPI_MOSID

CONFIG_SPI_MISO

ADS1120_nCSD

File: mcu.kicad_sch

motor_drive

+24V_SW

MOTOR_PWM_AH

MOTOR_PWM_AL

MOTOR_PWM_BH

MOTOR_PWM_BL

MOTOR_PWM_CH

MOTOR_PWM_CL

DRV8323_EN

DRV8323_nCS

DRV8323_CAL

DRV8323_nFAULT

MOTOR_I_A

MOTOR_I_B

MOTOR_I_C

MOTOR_FETTEMP

VBUS_MON

MOTOR_ENCODER_A

MOTOR_ENCODER_B

MOTOR_ENCODER_I

QHALL1

QHALL2

QHALL3

CONFIG_SPI_SCK

CONFIG_SPI_MOSI

CONFIG_SPI_MISO

File: motor_drive.kicad_sch

temp_sense

CONFIG_SPI_SCK

CONFIG_SPI_MOSI

CONFIG_SPI_MISO

ADS1120_nCS

File: temp_sense.kicad_sch

ROOT SHEET – THE BLOCK MAP, WIRED. DEC–0009 is closed.

Every net that crosses a block boundary is drawn: one sheet pin for each hierarchical label a child sheet declares, each one on a wire. Nothing on this sheet connects by name.

NINE BLOCKS, NOT TEN. test_debug was dissolved into the sheets its circuits serve: the SWD + USART3 header, the rail probe header and the GND hooks all moved onto mcu, so SWDIO, SWCLK, SWO, MCU_nRESET, DBG_TX and DBG_RX are sheet–local there and no longer cross a boundary. Test coverage lives on the circuit page it covers – docs/decisions/actuator–rev–testdebug.md.

GLOBAL POWER NETS CARRY NO SHEET PIN. GND, +5V, +5VA, +3V3 and +3V3A are Amodo power symbols and connect across the hierarchy on their own. power_rails produces all four and owns their PWR_FLAGS: power_entry_24v owns the flags for GND and +24V_SW. Only +24V_SW, V24_LOGIC and V24_MON leave power_entry_24v as ordinary nets, and they are drawn along the top of the sheet.

LAYOUT follows docs/FAFF–2–Electronics–Full.svg left to right: 24 V in at the top left, sensing and user I/O down the left column, the STM32H723VET6 in the middle, motor drive on the right, temp_sense sits under motor_drive rather than in the sensor column because it hangs off the same shared SPI2 CONFIG bus as the DRV8323 (ARCHITECTURE 5.1); the three bus wires are tapped once each, at the junctions between the two blocks. Its two probe channels stay inside its own sheet.

REFERENCE DESIGNATORS are allocated per sheet, 100 apart, from a fixed table – NOT from the page number, which changed when test_debug went: 2xx power_entry_24v, 3xx power_rails, 5xx loadcellLafe, 6xx linear_encoder, 7xx temp_sense, 8xx nvm_calibration, 9xx ui_io, 10xx mcu, 11xx motor_drive, 4xx is retired. Power symbols follow the same ranges (#PWR5xx, #PWR7xx, ...) so that no two sheets merge into one part at netlist time.

Requirements docs/REQUIREMENTS.md – architecture docs/ARCHITECTURE.md – decisions docs/DECISIONS.md and docs/decisions/actuator–sch–integrate.md – bring–up docs/TEST_PLAN.md

Decisions: docs/DECISIONS.md

Requirements: docs/REQUIREMENTS.md

Hierarchical block map, wired; see docs/ARCHITECTURE.md

Proof–of–concept control board – development–board form factor

Amodo Design

Sheet: /

File: faff2_cbs1.kicad_sch

Title: ARIA_SRB_FAFF_2 CBs_1 – Root

Size: A3


Date: 2026–09–03

Rev: 0.2


KiCad E.D.A. 9.0.8

Id: 1/10

A. 24 V INPUT, FUSING, CM FILTER AND REVERSE-POLARITY PROTECTION



B. BRANCH ISOLATION LINKS / CURRENT BREAKS, RAIL MONITOR AND TEST POINTS



BLOCK: power_entry_24v - 24 V DC input and protection (REQ-EL-01..04)

CHAIN J201 KPJX-4S (contacts doubled: 1,2 = +24 V, 3,4 = 0 V, 5 = shell)
-> F201 2 A time-lag (25 W peak = 1.04 A at 24 V; 2 A T holds 1.5 A)
-> L201 common-mode choke, both lines; board GND is defined on its load side
-> Q201 P-channel reverse-polarity series switch (drain = supply, source = load, so the body diode blocks a reversed supply and nothing downstream conducts)
-> D201 TVS + C204..C206 bulk/HF -> V24_PROT, the protected 24 V bus.

BRANCHES (docs/TEST_PLAN.md 3.3 - each an isolation link AND a current break)
R203 -> +24V_SW : motor_drive only. Open R203 and the whole board can be exercised with no possibility of the actuator moving.
R204 -> V24_LOGIC: power_rails only. Independent of R203.
One OR link per branch serves as both the isolation link and the current break; a second series part would add joints and no capability.

GROUND One GND net board-wide. AGND / DGND / PGND in the block stub notes are layout partitions of it, not separate nets - see the decisions file.
This sheet owns the single GND PWR_FLAG; no other sheet may add one.

INTERFACES exported (hierarchical labels, wired to root sheet pins - DEC-0009)
OUT +24V_SW -> motor_drive OUT V24_LOGIC -> power_rails
OUT V24_MON -> mcu PC1 / ADC1_INP11
Global power nets used here: GND.

Reasoning, part sizing and residual ERC: docs/decisions/actuator-sch-power.md

Design reasoning: docs/decisions/actuator-sch-power.md
Requirements: REQ-EL-01..04 - docs/REQUIREMENTS.md
Independent motor / logic branch links (TEST_PLAN 3.3)
24 V in on KPJX-4S: fuse, CM choke, reverse polarity, TVS


Amodo Design

Sheet: /power_entry_24v/
File: power_entry_24v.kicad_sch


Title: CBs_1 - Power Entry 24 V

Size: A3	Date: 2026-09-02	Rev: 0.2
KiCad E.D.A. 9.0.8		Id: 2/10


A. PRE-REGULATOR V24_LOGIC -> 5.5 V (LMR33630, 400 kHz)




B. POST-REGULATED 5 V RAILS (TPS7A20: +5V digital, +5VA analog)



C. 3V3 REGULATOR V24_LOGIC -> 3.3 V (LMR33630, 400 kHz)



D. ANALOG 3V3 FOR THE ADC DIGITAL SUPPLIES, AND RAIL POWER-GOOD



BLOCK: power_rails – rail set and topology; answers OQ-02 and OQ-07

RAILS	+5V5	LMR33630 buck from V24_LOGIC. Pre-regulator only. local to this sheet.
	+5V	TPS7A20 LDO from +5V5. IKP11 read head (<65 mA plus RS-422 drive) and spare.
	+5VA	TPS7A20 LDO from +5V5. ADS1235 / ADS1210 AVDD and the AFE 5 V excitation and reference chain, which lives in loadcellAfe - take it from +5VA, not +5V.
	+3V3	LMR33630 buck from V24_LOGIC. ST1832, +5SB3320, DRV8323 logic, QSPI, EEPROM, RS-422 receiver, rotary encoder. -1.1 A worst case against a 3 A part.
	+3V3SA	ferrite-isolated from +3V3 for the ADC digital supplies.

WHY A PRE-REGULATOR The analog 5 V must be regulated separately from the digital 5 V or the read head switching current lands on the ADC supply, and an LDO needs headroom above 5 V to do it. One buck at 5.5 V feeding two LDOs costs one converter and post-regulates both 5 V rails. 400 kHz on both bucks: 3.3 V at 1.4 MHz would need a ~98 ns on-time, too close to the minimum.

PER RAIL (docs\INST_PLAN.md 3.1) one OR link that is BOTH the isolation link and the current-measurement break, a test point downstream of it, on a dual pad so a scope ground clips beside the probe. No test point sits on a feedback node: R305 +5V5, R306 +5V, R307 +5VA, R312 +3V3, FB301 +3V3A. PER CONSUMER lines are not here; every block takes the same global rail net and pins would be the same. If a block rail names and would break the frozen block contracts, a block that wants one fits a OR at its own supply entry, inside its sheet.

SEQUENCING None required. The shared EN divider (16.2 V rising) holds both converters off until the 24 V input is real; the LDOs follow +5V5 and +3V3A follows +3V3.

INTERFACES IN V24_LOGIC <- power_entry_24v (owns its PWR_FLAG).
RAILPGOOD is open drain, the wired-AND of both converters
through R315 / R316. It stays SHEET-LOCAL: LED D303 and TP308
are its only consumers until OQ-07 allocates an MCU GPIO.
Global power nets produced here: +5V, +5VA, +3V3, +3V3SA.
GND is board-wide, one net; power_entry_24v owns its PWR_FLAG.

Reasoning, part sizing and residual ERC:
docs/decisions/actuators-sch-power.md

Design reasoning: docs/decisions/actuator-sch-power.md

Rail set and topology answer OQ-02 / OQ-07

Per-rail isolation link / current break and test point

24 V $\rightarrow$ 5V5 pre-reg $\rightarrow$ +5V and +5VA; 24 V $\rightarrow$ +3V3 $\rightarrow$ +3V3A

Amodo Design

Sheet: /power_rails/

File: power_rails.kicad_sch


Title: CBs_1 – Power Rails






Size: A3

Date: 2026-09-02

Rev: 0.2

Id: 3/10





BLOCK NOTES – linear_encoder

Ordered head: Bogen IKP11-Z1.4-P1-V5-D1-R0.5-F1000-C1 (DEC-0003, REQ-PS-05)
Z1.4 periodic index from the pole pitch, 4 counts P1 1 mm pole pitch
V5 5 V supply, < 65 mA D1 RS-422 A/B/Z
R0.5 0.5 um resolution, post-quadrature F1000 1 MHz per channel
C1 15.8 x 15.4 PCB: a 10-way 0.5 mm FFC connector AND a 1.27 mm pad row

HEAD PIN ORDER (datasheet rev 3.7 p.6 – same order on the FFC and the pads)
1 !PROG 2 SDO 3 /Z 4 Z 5 /B 6 B 7 /A 8 A 9 V+ 10 V-
Check the FFC cable contact side (type A / type D) against J1 before ordering – J1 is a bottom-contact receptacle. J2 needs no such check and is the fallback.

MODES

RS-422, the ordered D1 build (default): R603/R604/R605 fitted, SB601/SB602/SB603 open.
120 R across each pair, as the head datasheet asks (ZO = 120 R at the receiving end). No external fail-safe bias is needed: the AM26LV32 has open-circuit, shorted AND 100 R-terminated fail-safe, so an unplugged or dead head drives a static high – a stalled count, never phantom motion.
Single-ended TTL / bench injection: remove R603/R604/R605, close SB601/SB602/SB603.
Each inverting input then sits on ENC_VREF (1.65 V), so a 0–3.3 V or 0–5 V single-ended source on ENC_xP decodes correctly. This covers a TTL head variant (order code D3) and injection through J2 with no read head fitted.

U1 runs from 3V3, so its outputs are native 3V3 logic (REQ-PS-06); its –0.3 V to +5.5 V input common-mode range accepts the 5 V head directly, and it switches to 32 MHz against the 1 MHz per channel of REQ-PS-07. Both enables are tied active: G (pin 4) high, /G (pin 12) low.

No test points sit on the differential pairs: a probe stub on a terminated 1 MHz RS-422 line is a discontinuity (TEST_PLAN 2.2), and the receiver outputs carry the same information single-ended. J603, the keyed logic-analyser socket, replaces the old TP602.TP607 hooks: CH0..CH4 = LINEAR_ENCODER_A / _B / _Z, ENC_SDO, ENC_nPROG, with GND on 9 and 10 for the ground leads. TP601 stays, a 1.0 mm SMT pad for a DMM on the 5 V head supply.


Test strategy: docs/TEST_PLAN.md
REQ-PS-01..10, REQ-AR-07, DEC-0003
RS-422 A/B/Z -> 3V3 into TIM5 (encoder mode TI12 + CH3 capture)
Bogen IKP11-Z1.4-P1-V5-D1-R0.5-F1000-C1 read head interface




Amodo Design

Sheet: /linear_encoder/
File: linear_encoder.kicad_sch



Title: CBs_1 – Linear Encoder (IKP11)

Size: A3 Date: 2026-09-02 Rev: 0.2
KiCad E.D.A. 9.0.8 Id: 5/10






R801/R802 are the removable links of TEST_PLAN 4: lift either to drop its pull-up. SB801/SB802 are cut to take the EEPROM off I2C1 while the bus stays pulled up – this block owns that break, so mcu must not duplicate it. The SDA pull-up crosses the SCL run, no junction.



WP is ACTIVE HIGH. R805 holds it low, so the part is writable and firmware can store calibration at any time; solder SB803 to lock the device permanently. TP3 lets a jig drive WP either way. This resolves QO-06 – no MCU pin is spent on write protect.

GROUND HOOKS



+3V3 and GND are generated in power_rails and enter this block through the hierarchy; nothing here drives them, so ERC reports power_pin_not_driven until that sheet lands. See docs/decisions/actuator-sch-periph.md.

analyse clips.

BLOCK NOTES – nvm_calibration

U1 = Microchip 24C16T-I/OT, 16 kbit (2048 x 8) I2C EEPROM in SOT-23-5.
Pin map verified against the datasheet package drawing (DS20001703R p.1):
1 SCL 2 VSS 3 SDA 4 VCC 5 WP.
1.7-5.5 V and 1 MHz capable, so it keeps up with I2C1 at either 400 kHz or Fast-mode Plus, and 4 million erase/write cycles covers repeated calibration.

2 KB is sized for coefficients, not tables: force and temperature calibration constants, the variant (V50N / V10N – see DEC-0010, where the variants differ only by a calibration constant), board serial number and build state. Bulk force profiles live in the OCTOSPI1 RAM on the mcu sheet (DEC-0006), not here.

ADDRESSING CAVEAT. The 24xx16 uses all three block-select bits internally, so it answers to the WHOLE 1010xxx address space and A0/A1/A2 do not exist on the part. No second 1010-family device can share I2C1. It is the only device on the bus today; if another is ever added, swap to a smaller 24xx02/04 first.

4k7 pull-ups suit 400 kHz on a short board-level bus with one load. They are the only pull-ups on I2C1: the mcu block must not add its own.

Test strategy: docs/TEST_PLAN.md
REQ-EL-08, REQ-AR-11; resolves OQ-06 (write protect)
I2C1: EEPROM_SCL PB8, EEPROM_SDA PB9
16 kbit I2C EEPROM for calibration and compensation data

Amodo Design

Sheet: /nvm_calibration/
File: nvm_calibration.kicad_sch

Title: CBs_1 – NVM / Calibration Store

Size: A3


Date: 2026-09-02

Rev: 0.2

KiCad E.D.A. 9.0.8


Id: 7/10

STATUS LEDs




Active high, about 2.8 mA each.
LED_1 green is the heartbeat of
TEST_PLAN bring-up step 3; LED_2
orange is the fault / status lamp.

USER BUTTONS (BTN_1 = HOME)



REQ-CC-06 asks for homing from the API OR an external button, so J901 parallels both on-board switches for a panel button. R905/R906 limit the contact current and set the debounce with C901/C902 – about 1 ms rise, 10 us fall. Which of BTN_1 / BTN_2 is HOME is OQ-05: firmware and silkscreen only, the two channels are electrically identical.

SYNC / TRIGGER OUT (TIM15_CH1)



REQ-EL-05 / REQ-EL-06: 3.3 V push-pull, 50 ohm source terminated, SMA jack. U901 buffers PE5 so the MCU pin never sees the cable and the source impedance is repeatable: R907 39 R plus the LVC output impedance (10–15 ohm typical) is about 50 ohm. TP901 is pre-termination, TP902 post; the SMA itself is the coaxial access of TEST_PLAN 2.3. D903 is 0.55 pF and does not soften the edge.

BLOCK NOTES – ui_io

SAFETY. SPEC 9.1 asks only for a firmware kill on limit actuation (REQ-SF-02). The block diagram and the .ioc both carry a second, independent hardware path (REQ-SF-05, DEC-0012): U902 ANDs the two healthy-limit nodes, so LIMIT_nBRK is HIGH only while both switches are closed and both harness legs are intact. Any limit reached, any broken wire, an unplugged J-LIM or a dead 3V3 rail drives it LOW into TIM1_BKIN2, and the PWM outputs go inactive with firmware taking no part. LIM_A / LIM_B reach the MCU on their own EXTI pins for the firmware kill and for telling the two ends apart. The AND gate's third input is tied high.


R915 is the TEST_PLAN 3.3 link that lets the two TIM1 BREAK sources be exercised alone. It is fitted by default and must be marked on the silkscreen. With it lifted, R916 (1 M) holds LIMIT_nBRK high so the DRV8323_nFAULT path can be tested on its own; the firmware kill through LIM_A / LIM_B is unaffected either way. 1 M is weak enough that a tripped chain still pulls the net down to about 30 mV.

SW903 / SW904 are the 'assert each limit without the mechanics' means of TEST_PLAN 4: pressing one pulls its node low through the 1 k feed (3.3 mA), which is exactly the state that end of stroke produces. They act independently because the two switch loops are independent – a series safety chain could not be stimulated one end at a time.

C905 / C906 (10 nF) with the -0.9 k source give about 9 us of rise filtering and 100 us of fall; at the 20 mm/s of REQ-ME-03 that is 2 um of extra travel before the break asserts, against millimetres of switch overtravel. R913 / R914 protect the MCU pins. No discrete TVS is fitted on the limit lines: the harness stays inside the instrument and the RC plus the series resistor already bound the current into the MCU clamps. The SMA is the one externally exposed pin here, and it does get a clamp (D903).

+3V3 and GND are generated in power_rails and enter this block through the hierarchy; nothing here drives them, and power_rails owns their PWR_FLAGS, so project ERC is clean at severity-all.

END-OF-STROKE LIMIT SWITCHES + TIM1 BREAK



J-LIM pinout: 1 LIM_A feed 2 LIM_B feed 3 LIM_A return 4 LIM_B return. Both switches are NORMALLY CLOSED, so a closed switch pulls its node HIGH (3.0 V) and an open switch – or a broken wire, or an unplugged connector – lets the 10 k pull-down take it LOW. LOW therefore means 'at that end of stroke, or the wiring has failed', which is the safe direction to fail in.

Test strategy: docs/TEST_PLAN.md
REQ-EL-05/06/09, REQ-CC-06, REQ-SF-01/02/05
LIMIT_nBRK PE6 -> TIM1_BKIN2: hardware motor kill (DEC-0012)
Status LEDs, user buttons, SMA SYNC output, end-of-stroke limits


Amodo Design

Sheet: /ui_io/
File: ui_io.kicad_sch


Title: CBs_1 – User I/O, SYNC, Limit Switches

Size: A3 Date: 2026-09-02 Rev: 0.2
KiCad E.D.A. 9.0.8 Id: 8/10

A MCU CORE – SUPPLIES, RESET, BOOT, HSE CLOCK IN




B STM32 24 MHz HSE OSCILLATOR




24 MHz LVCMOS MEMS oscillator, 10 ppm, driving the STM32 HSE ONLY – the USB3320 now has its own crystal (block C), so the two clock domains share nothing. STM32 HSE is an EXTERNAL 104 MHz, 50 ohm output driver; point to point, no series termination. CE# pull-up keeps the device deselected while the MCU pins are hi-Z. NO TEST POINTS ON THIS BUS – DEC-0018 ruling 1.

D OCTOSP1 FORCE-PROFILE RAM (QPI PSRAM) REQ-AR-12 / DEC-0006




IS66WV54MBLL-104NLI : 32 Mbit (4M x 8) QPI PSRAM. ALL = 1.8 V part, BLL = 3.0 V part – BLL is the 3V3-compatible one. 104 MHz, 50 ohm output driver; point to point, no series termination. CE# pull-up keeps the device deselected while the MCU pins are hi-Z. NO TEST POINTS ON THIS BUS – DEC-0018 ruling 1.

F USB3320C HI-SPEED ULPI PHY (REQ-AR-13)




USB3320C-EZK-TR, ULPI OUTPUT CLOCK mode: the PHY generates the 60 MHz ULPI clock on CLKOUT -> STM32 ULPI_CLK (PA5). Its 24 MHz reference is its OWN crystal on REFCLK / XO (block C) – no clock is shared with the STM32. REFSEL[2:0]=111 still selects 24 MHz (DS Table 5-10). RBIA5 8.06k 1% and RVBUS 10k (device-only) are datasheet-mandated values (DS 2.1, Table 5-7). ID tied to VDD33 = device-only operation (DS 5.6.1). CPEN / SPK_L / SPK_R / N-C are unused: no OTG VBUS switch, no audio. RESETB has no internal pull-down – the 10k holds the PHY in reset while the STM32 pins are hi-Z, which also covers the VDD18-before-VDDIO sequence note. NO TEST POINTS ON THE ULPI BUS – DEC-0018 ruling 1.

G USB-C RECEPTACLE – DATA ONLY, NO BUS POWER, NO PD




E USB PHY RAILS (+3V3_USB current break, +1V8_USB LDO)




The USB3320 needs a real external 1.8 V supply on VDD18 (DS 2.1 pin 28/30 and DS 5.5.3) as well as 3.3 V on VBAT/VDD33/VDDIO. 1.8 V is generated here rather than requested from power_rails, so no new cross-block rail is invented mid-wave: the mcu block therefore owns its test point and current break (producer-owns-the-break, DEC-0007 / TEST-PLAN 3). VBAT and VDD33 are tied together per USB3320 DS Figure 5-7 (3.3 V supply).

C USB3320 24 MHz CRYSTAL (ITS OWN REFERENCE)






H SWD + USART3 DEBUG HEADER (REQ-AR-15)





DBG_TX / DBG_RX keep the .ioc net names: DBG_TX is the STM32 OUTPUT (USART3_TX, PD8), DBG_RX the STM32 INPUT (USART3_RX, PD9). MCU_nRESET comes from block A, which owns its 100 nF, its push button and its test point. All six debug nets are sheet-local now that the header sits on the page it serves.


MCU PORTS – PIN ASSIGNMENT IS THE .ioc (DEC-0013); ULPI / QSPI / USB3320_nRESET / SPARE_* stay on this sheet



MCU PORTS (cont.)



SPARE MCU I/O BREAKOUT (DNP)



Ten MCU pins are unallocated in the .ioc. Seven of them are brought out here so a wire mod can serve Q0-Q6 (EEPROM nWP) and Q0-Q7 (rail PGOOD / enable) without a board spin. DNP by default – fit only if needed. PC14/PC15 (OSCS2) and PH1-OSC_OUT are left unconnected so a 32.768 kHz LSE remains possible on a later revision.

SHEET NOTES

STM32H723VET6 + USB3320 ULPI PHY + USB-C (data only) + OCTOSP1 PSRAM, with the board's debug and bring-up access alongside it (blocks H, J, K). Pin map authority: hardware/cubemx/ARIA_SRB_FAFF_2_POC_CBs_1.ioc (DEC-0013) – nothing here re-pins it.

Local labels stay on this sheet: ULPI*, QSPI_P1*, USB*, HSE_CLK_24M, USB_REFCLK_24M, USB_XO_24M, USB3320_nRESET, SPARE*, +3V3_USB, +1V8_USB – and now SWDIO, SWCLK, SWO, MCU_nRESET, DBG_TX and DBG_RX as well, because the header that consumes them is on this sheet and they no longer leave it. Hierarchical labels leave it: the full list and every direction is in docs/decisions/actuator-sch-mcu.md.


PC2_C / PC3_C carry ULPI_DIR and ULPI_NXT: firmware MUST close the SYSCFG_PMCR analog switch (PC250 / PC350) before the ULPI link will run – the pins are otherwise isolated from the digital I/O. DS13313 6.3.16 Tbl 5b.

TEST ACCESS (TEST-PLAN 4). The whole test_debug sheet lives here now: block H is the SWD + USART3 debug header, J the rail probe header, K the GND hooks. Test coverage belongs on the page it covers, not on a sheet of its own: docs/decisions/actuator-rv-testdebug.md.

Other TP_n NRES (hook), BOOT0, HSE clock (dual TP, block B), +3V3_USB and +1V8_USB (block E). MC02 leaves the sheet as ADS1235_CLKIN and is probed in loadcellLafe, which owns that net's break. Supply-pin groups are reachable at the decoupling banks in blocks A, D, E and F. DELIBERATELY NO test points on ULPI or OCTOSP1 (DEC-0018 ruling 1 / TP 2.2).

ROOT SHEET. Every hierarchical label on this sheet is a sheet pin on the mcu block of the root. SWDIO, SWCLK, SWO, MCU_nRESET, DBG_TX and DBG_RX are no longer among them – they became sheet-local when test_debug was dissolved, and their sheet pins came off the root with it.

K GND HOOKS FOR SCOPE CLIPS



Six through-hole GND loops, spread across the board at layout so an oscilloscope ground clip is never far from the signal hook being probed. The house standard asks for these wherever TestPointHook is used, and the block sheets use hooks on I2C1, SPI2, SPI3 and the fault lines.

