

# 8K x 8 Static RAM

### **Features**

- Temperature Ranges
  - Commercial: 0°C to 70°C
  - Industrial: –40°C to 85°C
  - Automotive-A: -40°C to 85°C
- High Speed
  - 55 ns
- CMOS for optimum speed/power
- Easy memory expansion with  $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{OE}$  features
- · TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- Available in Pb-free and non Pb-free 28-lead SNC package


### **Functional Description**

The CY6264 is a high-performance CMOS static RAM organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\text{CE}}_1$ ), an active HIGH chip enable ( $\overline{\text{CE}}_2$ ), and active LOW output enable ( $\overline{\text{OE}}$ ) and three-state drivers. Both devices have an automatic power-down feature ( $\overline{\text{CE}}_1$ ), reducing the power consumption by over 70% when deselected. The CY6264 is packaged in a 450-mil (300-mil body) SOIC.

An active LOW write enable signal  $(\overline{WE})$  controls the writing/reading operation of the memory. When  $\overline{CE}_1$  and  $\overline{WE}$  inputs are both LOW and  $CE_2$  is HIGH, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>12</sub>). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}_1$  and  $\overline{OE}$  active LOW,  $\overline{CE}_2$  active HIGH, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to ensure alpha immunity.

### **Logic Block Diagram**



# **Pin Configuration**





### **Selection Guide**

	Range	-55	-70	Unit
Maximum Access Time		55	70	ns
Maximum Operating Current	Commercial	100	100	mA
	Industrial	260	200	mA
	Automotive-A		200	mA
Maximum CMOS Standby Current	Commercial	15	15	mA
	Industrial	30	30	mA
	Automotive-A		30	mA

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied .....-55°C to +125°C

Supply Voltage to Ground Potential ....-0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State<sup>[1]</sup> .....-0.5V to +7.0V

DC Input Voltage<sup>[1]</sup> ....-0.5V to +7.0V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	
Automotive-A	-40°C to +85°C	

### **Electrical Characteristics** Over the Operating Range

		Test Conditions		-4	55	-7	70	
Parameter	Description			Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>			-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-5	+5	<b>-</b> 5	+5	μΑ
l <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disab	$GND \le V_1 \le V_{CC}$ , Output Disabled			<b>-</b> 5	+5	μΑ
I <sub>CC</sub> V <sub>CC</sub> Operating Supply Current	00 3 7001	Com'l		100		100	mA	
		Ind'l		260		200		
			Auto-A				200	
I <sub>SB1</sub>	Automatic CE <sub>1</sub> Max. V <sub>CC</sub> , CI	Max. V <sub>CC</sub> , CE <sub>1</sub> ≥ V <sub>IH</sub> , Min. Duty Cycle=100%	Com'l		20		20	mA
	Power–Down Current	Min. Duty Cycle=100%	Ind'I		50		40	
		Auto-A				40		
Automatic CE <sub>1</sub> Power–Down Current	Max. $V_{CC}$ , $\overline{CE}_1 \ge V_{CC} - 0.3V$ ,	Com'l		15		15	mA	
	Power–Down Current	$V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$	Ind'l		30		30	1
		Auto-A					30	1

### Capacitance<sup>[2]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	7	pF

### Notes:

- 1. Minimum voltage is equal to -3.0V for pulse durations less than 30 ns.
- 2. Tested initially and after any design or process changes that may affect these parameters.



### AC Test Loads and Waveforms



# Switching Characteristics Over the Operating Range<sup>[3]</sup>

		55	-70		
Description	Min.	Max.	Min.	Max.	Unit
	1	•	•		1
Read Cycle Time	55		70		ns
Address to Data Valid		55		70	ns
Data Hold from Address Change	5		5		ns
CE <sub>1</sub> LOW to Data Valid		55		70	ns
CE <sub>2</sub> HIGH to Data Valid		40		70	ns
OE LOW to Data Valid		25		35	ns
OE LOW to Low Z	3		5		ns
OE HIGH to High Z <sup>[4]</sup>		20		30	ns
CE <sub>1</sub> LOW to Low Z <sup>[5]</sup>	5		5		ns
CE <sub>2</sub> HIGH to Low Z	3		5		ns
CE <sub>1</sub> HIGH to High Z <sup>[4, 6]</sup> CE <sub>2</sub> LOW to High Z		20		30	ns
CE <sub>1</sub> LOW to Power-Up	0		0		ns
CE <sub>1</sub> HIGH to Power-Down		25		30	ns
[6]		1	•	•	
Write Cycle Time	50		70		ns
CE <sub>1</sub> LOW to Write End	40		60		ns
CE <sub>2</sub> HIGH to Write End	30		50		ns
Address Set-Up to Write End	40		55		ns
Address Hold from Write End	0		0		ns
Address Set-Up to Write Start	0		0		ns
WE Pulse Width	25		40		ns
Data Set-Up to Write End	25		35		ns
Data Hold from Write End	0		0		ns
WE LOW to High Z <sup>[4]</sup>		20		30	ns
WE HIGH to Low Z	5		5		ns
	Read Cycle Time  Address to Data Valid  Data Hold from Address Change  CE1 LOW to Data Valid  CE2 HIGH to Data Valid  OE LOW to Low Z  OE HIGH to High Z <sup>[4]</sup> CE1 LOW to Low Z  CE1 LOW to Low Z  CE1 HIGH to High Z <sup>[4, 6]</sup> CE2 LOW to High Z  CE1 LOW to Power-Up  CE1 LOW to Power-Up  CE1 LOW to Power-Down  CE1 LOW to Write End  CE2 HIGH to Write End  Address Set-Up to Write End  Address Set-Up to Write Start  WE Pulse Width  Data Set-Up to Write End  Data Hold from Write End	Description         Min.           Read Cycle Time         55           Address to Data Valid         55           □ Data Hold from Address Change         5           □ □ LOW to Data Valid         5           □ □ LOW to Data Valid         5           □ □ LOW to Low Z         3           □ □ HIGH to High Z <sup>[4]</sup> 5           □ □ LOW to Low Z         3           □ □ LOW to Low Z         3           □ □ LOW to High Z         3           □ □ LOW to High Z         3           □ □ LOW to High Z         0           □ □ LOW to Power-Up         0           □ □ LOW to Power-Up         0           □ □ LOW to Power-Down         6           □ Write Cycle Time         50           □ □ LOW to Write End         40           □ □ LOW to Write End         40           □ □ LOW to Write End         40           □ □ LOW to Write End         0           □ □ LOW to High Z <sup>[4]</sup>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Read Cycle Time         55         70           Address to Data Valid         55         70           Data Hold from Address Change         5         5           CE₁ LOW to Data Valid         55         5           CE₂ HIGH to Data Valid         40         25           OE LOW to Data Valid         25         20           OE LOW to Low Z         3         5           OE HIGH to High Z <sup>[4]</sup> 20         20           CE₁ LOW to Low Z         3         5           CE₂ HIGH to Low Z         3         5           CE₂ HIGH to High Z <sup>[4, 6]</sup> C₂ LOW to High Z         20         20           CE₂ LOW to High Z         20         20           CE₂ LOW to Power-Up         0         0         0           CE₁ LOW to Power-Down         25         25           (6)         70         25           Write Cycle Time         50         70           CE₁ LOW to Write End         40         60           CE₂ HIGH to Write End         40         60           CE₂ HIGH to Write End         40         55           Address Set-Up to Write End         0         0           Address Set-Up to Write Start         0         0 <td>Read Cycle Time         55         70           Address to Data Valid         55         70           Data Hold from Address Change         5         5           CE₁ LOW to Data Valid         55         70           CE₂ HIGH to Data Valid         40         70           OE LOW to Data Valid         25         35           OE LOW to Low Z         3         5           OE HIGH to High Z<sup>[4]</sup>         20         30           CE₁ LOW to Low Z         3         5           CE₂ HIGH to Low Z         3         5           CE₂ HIGH to High Z<sup>[4, 6]</sup>         20         30           CE₂ LOW to High Z         20         30           CE₂ LOW to High Z         20         30           CE₂ LOW to High Z         20         30           GE₁ LOW to Power-Up         0         0           CE₁ LOW to Power-Up         0         0           CE₁ LOW to Write End         40         60           Write Cycle Time         50         70           CE₁ LOW to Write End         40         60           Address Set-Up to Write End         40         55           Address Set-Up to Write Start         0         0</td>	Read Cycle Time         55         70           Address to Data Valid         55         70           Data Hold from Address Change         5         5           CE₁ LOW to Data Valid         55         70           CE₂ HIGH to Data Valid         40         70           OE LOW to Data Valid         25         35           OE LOW to Low Z         3         5           OE HIGH to High Z <sup>[4]</sup> 20         30           CE₁ LOW to Low Z         3         5           CE₂ HIGH to Low Z         3         5           CE₂ HIGH to High Z <sup>[4, 6]</sup> 20         30           CE₂ LOW to High Z         20         30           CE₂ LOW to High Z         20         30           CE₂ LOW to High Z         20         30           GE₁ LOW to Power-Up         0         0           CE₁ LOW to Power-Up         0         0           CE₁ LOW to Write End         40         60           Write Cycle Time         50         70           CE₁ LOW to Write End         40         60           Address Set-Up to Write End         40         55           Address Set-Up to Write Start         0         0


### Notes:

<sup>3.</sup> Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.


 <sup>16(</sup>D/10H and 30-Pr load capacitaities.
 4. t<sub>HZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 5. At any given temperature and voltage condition, t<sub>HZOE</sub> is less than t<sub>LZCE</sub> for any given device.
 6. The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.



# Switching Waveforms Read Cycle No. 1<sup>[7, 8]</sup>



# **Read Cycle No. 2**<sup>[9, 10]</sup>



### Notes:

- 7. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .  $CE_2 = V_{IH}$ .


  8. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  9.  $\overline{WE}$  is HIGH for read <u>cy</u>cle.


  10. Data I/O is High Z if  $\overline{OE} = V_{IH}$ ,  $\overline{CE}_1 = V_{IH}$ , or  $\overline{WE} = V_{IL}$ .



## Switching Waveforms (continued) Write Cycle No. 1 (WE Controlled)<sup>[8, 10]</sup>




# Write Cycle No. 2 (CE Controlled)[8, 10, 11]



11. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.



### Typical DC and AC Characteristics





# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Input/Output	Mode
Н	Х	Х	Х	High Z	Deselect/Power-Down
Х	L	Х	Х	High Z	Deselect
L	Н	Н	L	Data Out	Read
L	Н	L	Х	Data In	Write
L	Н	Н	Н	High Z	Deselect

# **Address Designators**

Address Name	Address Function	Pin Number
A4	X3	2
A5	X4	3
A6	X5	4
A7	X6	5
A8	X7	6
A9	Y1	7
A10	Y4	8
A11	Y3	9
A12	Y0	10
A0	Y2	21
A1	X0	23
A2	X1	24
A3	X2	25




### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY6264-55SNXC	51-85092	28-lead (300-mil Narrow Body) SNC (Pb-Free)	Commercial
	CY6264-55SNXI		28-lead (300-mil Narrow Body) SNC (Pb-Free)	Industrial
70	CY6264-70SNC		28-lead (300-mil Narrow Body) SNC	Commercial
	CY6264-70SNXC		28-lead (300-mil Narrow Body) SNC (Pb-Free)	
	CY6264-70SNI		28-lead (300-mil Narrow Body) SNC	Industrial
	CY6264-70SNXI		28-lead (300-mil Narrow Body) SNC (Pb-Free)	
	CY6264-70SNXA		28-lead (300-mil Narrow Body) SNC (Pb-Free)	Automotive-A

Please contact your local Cypress sales representative for availability of these parts

### **Package Diagram**

### 28-lead (300 mil) SNC Package Outline (Narrow Body) (51-85092)



All products and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY6264 8K x 8 Static RAM Document Number: 001-02367							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	384870	See ECN	PCI	Spec # change from 38-00425 to 001-02367			
*A	488954	See ECN	VKN	Added Automotive product Added 55 ns Industrial spec Removed SOIC package from the product offering Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I <sub>OS</sub> parameter from DC Electrical Characteristics table Updated ordering Information table			