
Verifying Memory Isolation in Tock


Vivien Rindisbacher, <u>Evan Johnson</u>, Nico Lehmann, Stefan Savage, Deian Stefan, Ranjit Jhala

Tock process memory layout


Tock Address Space



Tock process memory layout



Tock process memory layout



Isolation is tricky on embedded systems

Must adhere to architectural constraints


MPU Region Attribute and Size Register, MPU_RASR The MPU_RASR characteristics are: Purpose Defines the size and access behavior of the region identified by MPU_RNR, and enables that region. Usage constraints Usage with MPU_RNR, see MPU Region Number Register, MPU_RNR on page B3-638. Writing a SIZE value less than the minimum size supported by the corresponding MPU_RBAR has an UNPREDICTABLE effect. Configurations Implemented only if the processor implements an MPU. Attributes See Table B3-11 on page B3-635. The MPU_RASR bit assignments are: 31 30 29 28 27 26 24 23 22 21 | 91 81 71 16:15 | 8 7 6 5 | 1 0 | Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved


Isolation is tricky on embedded systems


Must adhere to architectural constraints Must provide same safety across arches


tics are:						
Defines the size and access behavior of the region identified by MPU_RNR, and enathat region.						
 Used with MPU_RNR, see MPU Region Number Register, MPU_RNR on page B3-638. 						
			e sur	ported by the	ne corre	espond
mented only if the pr	ocessor impleme	ents an MPI	U.			
able B3-11 on page I	33-635.					
nents are:						
22 21 19 18 17 1	6 15	8	7 6	5	1 0	
TEX S C	SRD			SIZE		
l erved		Reserved	L	ENAI	BLE -	-
2)					
	Used with MPU_RN page B3-638. Writing a SIZE valu MPU_RBAR has aremented only if the prable B3-11 on page Enents are:	nes the size and access behavior of the egion. Used with MPU_RNR, see MPU Repage B3-638. Writing a SIZE value less than the mMPU_RBAR has an UMPREDICTABLE memented only if the processor implems table B3-11 on page B3-635. ments are: 3 22 21 19 18 17 16 15 TEX S C B SRD	the size and access behavior of the region ideregion. Used with MPU_RNR, see MPU Region Numb page B3-638. Writing a SIZE value less than the minimum six MPU_RBAR has an UNPREDICTABLE effect. Temented only if the processor implements an MPI able B3-I1 on page B3-635. TEX S C B SRD Reserved	tes the size and access behavior of the region identified region. Used with MPU_RNR, see MPU Region Number Repage B3-638. Writing a SIZE value less than the minimum size sur MPU_RBAR has an UNPREDICTABLE effect. Table B3-11 on page B3-635. The size of th	tes the size and access behavior of the region identified by MPU_gigion. Used with MPU_RNR, see MPU Region Number Register. MPU_gage B3-638. Writing a SIZE value less than the minimum size supported by the MPU_RBAR has an UNPREDICTABLE effect. The memented only if the processor implements an MPU. Table B3-11 on page B3-635. The member are: The state of the stat	tes the size and access behavior of the region identified by MPU_RNR, segion. Used with MPU_RNR, see MPU Region Number Register, MPU_RNR page B3-638. Writing a SIZE value less than the minimum size supported by the corr MPU_RBAR has an UNPREDICTABLE effect. Table B3-11 on page B3-635. The size B3-11 on page B3-635. The size B3-12 on B3-635. The size B3-12 on B3-635. The size B3-13 on B3-635. The size B3-14 on B3-635. The size B3-15 on B3-635. The size B3-15 on B3-635. The size B3-15 on B3-635. The size B3-635 on B3-6

















```
// If the last subregion covering app-owned memory overlaps the start of
// kernel-owned memory, we make the entire process memory block twice as
// big so there is plenty of space between app-owned and kernel-owned memory.
if subregions_enabled_end > kernel_memory_break {
   region_size *= 2;
...
}
```

```
// If the last subregion covering app-owned memory overlaps the start of
// kernel-owned memory, we make the entire process memory block twice as
// big so there is plenty of space between app-owned and kernel-owned memory.
if subregions_enabled_end > kernel_memory_break {
    region_size *= 2;
    +     process_mem_size *= 2;
    ...
}
```

```
// When allocating memory for apps, we use two regions, each a power of two
// in size. By using two regions we halve their size, and also halve their
// alignment restrictions.
fn allocate_app_memory_region(
   &self,
   unallocated memory start: *const u8,
   unallocated memory size: usize.
   min memory size: usize,
   initial app memory size: usize,
   initial kernel memory size: usize.
   permissions: mpu::Permissions,
    config: &mut Self::MpuConfig,
) → Option<(*const u8, usize)> {
    // Check that no previously allocated regions overlap the unallocated
   // memory.
    for region in config.regions.iter() {
      if region.overlaps(unallocated_memory_start, unallocated_memory_size) {
          return None;
   // Make sure there is enough memory for app memory and kernel memory.
   let memory size = cmp::max(
       min_memory_size,
       initial_app_memory_size + initial_kernel memory size,
   // Size must be a power of two, so:
   // https://www.youtube.com/watch?v=ovo6zwv6DX4.
   let mut memory size po2 = math::closest power of two(memory size as u32) as usize;
   let exponent = math::log base two(memory size po2 as u32):
    // Check for compliance with the constraints of the MPU.
   if exponent < 9 {
       // Region sizes must be 256 bytes or larger to support subregions.
       // Since we are using two regions, and each must be at least 256
        // bytes, we need the entire memory region to be at least 512 bytes.
        memory_size_po2 = 512;
   } else if exponent > 32 {
        // Region sizes must be 4GB or smaller.
       return None;
   // Region size is the actual size the MPU region will be set to, and is
   // half of the total power of two size we are allocating to the app.
   let mut region size = memory size po2 / 2;
   // The region should start as close as possible to the start of the
    // unallocated memory.
   let mut region_start = unallocated_memory_start as usize;
   // If the start and length don't align, move region up until it does.
   if region start % region size ≠ 0 {
       region_start += region_size - (region_start % region_size);
```

```
// We allocate two MPU regions exactly over the process memory block,
// and we disable subregions at the end of this region to disallow
// access to the memory past the app break. As the app break later
// increases, we will be able to linearly grow the logical region
// covering app-owned memory by enabling more and more subregions. The
// Cortex-M MPU supports 8 subregions per region, so the size of this
// logical region is always a multiple of a sixteenth of the MPU region
// length.
// Determine the number of subregions to enable.
// Want `round_up(app_memory_size / subregion_size)`.
let mut num_enabled_subregions = initial_app_memory_size * 8 / region_size + 1;
let subregion_size = region_size / 8;
// Calculates the end address of the enabled subregions and the initial
// kernel memory break.
let subregions_enabled_end = region_start + num_enabled_subregions * subregion_size;
let kernel memory break = region start + memory size po2 - initial kernel memory size;
// If the last subregion covering app-owned memory overlaps the start of
// kernel-owned memory, we make the entire process memory block twice as
// big so there is plenty of space between app-owned and kernel-owned
// memorv.
if subregions enabled end > kernel memory break {
     memory size po2 *= 2;
    region_size *= 2;
    if region_start % region_size ≠ 0 {
       region start += region size - (region start % region size);
    num_enabled_subregions = initial_app_memory_size * 8 / region_size + 1;
// Make sure the region fits in the unallocated memory.
if region start + memory size po2
     > (unallocated_memory_start as usize) + unallocated_memory_size
   return None:
// Get the number of subregions enabled in each of the two MPU regions.
let num enabled subregions0 = cmp::min(num enabled subregions, 8);
let num_enabled_subregions1 = num_enabled_subregions.saturating_sub(8);
let region0 = CortexMRegion::new(
   region_start as *const u8,
   region size.
    region_start as *const u8,
   region_size,
    Some((0, num_enabled_subregions0 - 1)),
    permissions,
```

```
// We cannot have a completely unused MPU region
                                                                                       Rust
let region1 = if num enabled subregions1 = 0 {
   CortexMRegion::empty(1)
} else {
   CortexMRegion::new(
       (region start + region size) as *const u8,
       region size,
       (region_start + region_size) as *const u8,
       region_size,
       Some((0, num_enabled_subregions1 - 1)),
       permissions,
}:
config.regions[0] = region0;
config.regions[1] = region1;
config.is_dirty.set(true);
Some((region start as *const u8, memory size po2))
```



If only we could have the machine check this for us instead!

If only we could have the machine check this for us instead!

We can, with formal verification!

I. How Flux Works

II. Verifying Process Isolation in Tock

III. Future & Ongoing Work



Constable & Smith 1987, Rushby et al. 1997

Constable & Smith 1987, Rushby et al. 1997

Base-type Value name Refinement

Constable & Smith 1987, Rushby et al. 1997

Base-type Value name Refinement

"Set of values x of type B such that p is true"

Constable & Smith 1987, Rushby et al. 1997

$$i32\{x:x\%2=\emptyset\}$$

Base-type Value name Refinement

"Set of even integers"

```
#[flux_rs::sig(fn(num: i32{num % 2 == 0}) → i32)]
fn divide_exact(num: i32) → i32 {
    num / 2
}
```

```
#[flux::alias(type Even = i32{n: n % 2 == 0})]
type Even = i32;
fn divide_exact(num: Even) → i32 {
    num / 2
```

```
#[flux::alias(type Even = i32{n: n % 2 == 0})]
type Even = i32;
fn divide_exact(num: Even) → i32 {
    num / 2
fn main() {
   let x = 1;
    divide_exact(x);
```

```
#[flux::alias(type Even = i32{n: n % 2 == 0})]
type Even = i32;
fn divide_exact(num: Even) → i32 {
    num / 2
fn main() {
    let x = 1;
    divide_exact(x); // Compile-time error!
```

```
#[flux::alias(type Even = i32{n: n % 2 == 0})]
type Even = i32;
fn divide_exact(num: Even) → i32 {
    num / 2
fn main() {
    let x = 2;
    divide_exact(x);
```

```
#[flux::alias(type Even = i32{n: n % 2 == 0})]
type Even = i32;
#[flux_rs::sig(fn(num: Even) \rightarrow i32{r: r < num})]
fn divide_exact(num: Even) → i32 {
    num / 2
fn main() {
    let x = 2;
    divide_exact(x);
```

```
#[flux::alias(type Even = i32{n: n % 2 == 0})]
type Even = i32;
// Compile-time error!
#[flux_rs::sig(fn(num: Even) -> i32{r: r < num})]
fn divide_exact(num: Even) → i32 {
   num / 2
fn main() {
   let x = 2;
    divide_exact(x);
```

```
#[flux::alias(type Even = i32{n: n % 2 == 0})]
type Even = i32;
#[flux_rs::sig(fn(num: Even) -> i32{r: |r <= num|})]
fn divide_exact(num: Even) → i32 {
   num / 2
fn main() {
   let x = 2;
    divide_exact(x);
```

Refining RingBuffer

Tock

```
pub struct RingBuffer<'a, T: 'a> {
    ring: &'a mut [T],
    head: usize,
    tail: usize,
}
```

Refined

```
Rust
```

Refining RingBuffer

Tock

```
pub struct RingBuffer<'a, T: 'a> {
    ring: &'a mut [T],
    head: usize,
    tail: usize,
}
```

Refined

```
pub struct RingBuffer<'a, T: 'a> {
    ring: &'a mut [T]{ring: ring.len() > 0},
    hd: usize,
    tl: usize,
}
```

Refining RingBuffer

Tock

```
pub struct RingBuffer<'a, T: 'a> {
    ring: &'a mut [T],
    head: usize,
    tail: usize,
}
```

Refined

```
pub struct RingBuffer<'a, T: 'a> {
    ring: &'a mut [T]{ring: ring.len() > 0},
    hd: usize{hd: hd < ring.len()},
    tl: usize{tl: tl < ring.len()},
}</pre>
```

Proof of Memory Isolation

MPUState{mpu : EnforcesTockIsolation(mpu)}

B3.5.9 MPU Region Attribute and Size Register, MPU_RASR

The MPU_RASR characteristics are:

Purpose Defines the size and access behavior of the region identified by MPU_RNR, and enables

that region.


Usage constraints • Used with MPU_RNR, see MPU Region Number Register, MPU_RNR on

 Writing a SIZE value less than the minimum size supported by the corresponding MPU RBAR has an UNPREDICTABLE effect.

Configurations Implemented only if the processor implements an MPU.

Attributes See Table B3-11 on page B3-635.

The MPU RASR bit assignments are:



I. How Flux Works

II. Verifying Process Isolation in Tock

III. Future & Ongoing Work



The kernel is relatively complex (~22K loc)

The kernel is relatively complex (~22K loc)

Must track Process, MPUConfig, and HW State

The kernel is relatively complex (~22K loc)

Must track Process, MPUConfig, and HW State

HW state does not work like normal data

The kernel is relatively complex (~22K loc)

Must track Process, MPUConfig, and HW State

HW state does not work like normal data

Must work across architectures

The kernel is relatively complex (~22K loc)

Must track Process, MPUConfig, and HW State

HW state does not work like normal data

Must work across architectures

Interrupts are hard:(

How much proof did this take?

Component	Source	Spec & Proof
Kernel	12,434	562
ARM MPU	2,486	506
Risc-V MPU	2,572	227
FluxARM	1,231	1900
Total	22,131	3,603

But how long does that take?

But how long does that take?

~3 seconds!

Ongoing & Future Work

- Support for x86?
- Verification-driven
 Optimization
- Verifying Core



Verification-driven optimization

```
pub struct RingBuffer<'a, T: 'a> {
    ring: &'a mut [T]{ring: ring.len() > 0},
    hd: usize{hd: hd < ring.len()},
    tl: usize{tl: tl < ring.len()},
}</pre>
```

Verification-driven optimization

```
pub struct RingBuffer<'a, T: 'a> {
    ring: &'a mut [T]{ring: ring.len() > 0},
    hd: usize{hd: hd < ring.len()},
    tl: usize{tl: tl < ring.len()},
}</pre>
```

```
fn is_full(&self) → bool {
   self.head = ((self.tail + 1) % self.ring.len)
}
```

```
example::is_full:
                                                                           yasm
     rcx, qword ptr [rdi + 8]
mov
test rcx, rcx
jе
    .LBB0_2
     rsi, qword ptr [rdi + 16]
mov
     rax, gword ptr [rdi + 24]
mov
inc
     rax
     edx, edx
xor
div
     rcx
    rsi, rdx
cmp
sete al
ret
.LBB0_2:
push rax
    rdi, [rip + .Lanon.0b971.1]
lea
call qword ptr [rip + panic_const_rem_by_zero@GOTPCREL]
.Lanon.0b971.0:
.ascii "/app/example.rs"
.Lanon.0b971.1:
.quad .Lanon.0b971.0
```

```
example::is_full:
                                                                            yasm
     rcx, qword ptr [rdi + 8]
mov
(test rcx, rcx)
      .LBB0_2
је
     rsi, qword ptr [rdi + 16]
mov
     rax, qword ptr [rdi + 24]
mov
inc
     rax
     edx, edx
xor
div
     rcx
     rsi, rdx
cmp
     al
sete
ret
.LBB0_2:
[push rax]
    rdi, [rip + .Lanon.0b971.1]
lea
call
      qword ptr [rip + panic_const_rem_by_zero@GOTPCREL]
[.Lanon.0b971.0:]
.ascii "/app/example.rs"
.Lanon.0b971.1:
.quad .Lanon.0b971.0
```

Verified memory isolation in Tock

We used Flux to find a prevent bugs in Tock!

If you think Flux could help you, we should talk!

