
ROM cartridge

Two EEPROMs copied into two SRAMs at power-up by the loader PLD (ROM.md, "Loading the cartridge")



U2 (lower 32K) and U3 (upper) hold the image, programmed off the board; their /WE is tied high.
U4, U5 are the ROM the CPU reads (15 ns).
/CE_LO is the main board's A15.
JP1 64K (as made, 1–2): fit U2–U5. 32K: cut 1–2, bridge 2–3, fit U3, U5 only; the 32K reads in both halves.
U1 stalls the CPU at each PC address (STALL_OUT), pulses /SR_WE, lets the CPU step, and raises RUN when the PC wraps.
/CART (B10) is tied to GND: cartridge present.
Spare contacts are unassigned (EXPANSION.md).

Cartridge chips U1–U5 (docs/CHIPS.md, ROM cartridge); decoupling Cn goes with Un
Generated by src/scripts/gen_kicad_schematic.py; plan in docs/SCHEMATIC_PLAN.md
Placard computer

Sheet: /
File: cartridge.kicad_sch

Title: Placard: ROM cartridge

Size: A3	Date: 2026-10-22	**Rev: 1**
KiCad E.D.A. kicad-cli 7.0.11+dfsg-1build4		Id: 1/1