
ROM cartridge, 64K

Two EEPROMs copied into two SRAMs at power-up by the loader PLD (ROM.md, "Loading the cartridge")



U2 (lower 32K) and U3 (upper) hold the image, programmed off the board; their /WE is tied high. U4, U5 are the ROM the CPU reads (15 ns). /CE_LO is the main board's A15; /CE_HI the upper 32K select. The 32K cartridge is its own board (kicad/cartridge_32k).
U1 stalls the CPU at each PC address (STALL_OUT), pulses /SR_WE, lets the CPU step, and raises RUN when the PC wraps. /CART (B10) is tied to GND: cartridge present. Spare contacts are unassigned (EXPANSION.md).

PCB PLC-1003, assembly PLC-2003
Cartridge chips U1-U5 (docs/architecture/CHIPS.md, ROM cartridge); decoupling Cn goes with Un
Generated by src/scripts/gen_kicad_schematic.py; plan in docs/hardware/SCHEMATIC_PLAN.md
Placard computer

Sheet: /
File: cartridge_64k.kicad_sch

Title: Placard: ROM cartridge, 64K

Size: A3	Date: 2026-11-02	**Rev: A**
KiCad E.D.A. 9.0.8		Id: 1/1