
# Lab2

## 1. FIRN11MAXI

#### 1. Simulation result


```
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3 Compiling ../../FIRTester.cpp in debug mode
4 Compiling ../../FIR.cpp in debug mode
5 Generating csim.exe
6 >> Start test!
7>> Comparing against output data...
8 正在比較檔案.\out.dat 和..\..\OUT_GOLD.DAT
9 FC: 找不到相異處
11 >> Test passed!
13 INFO: [SIM 1] CSim done with 0 errors.
```




N/A														
IV/A														
HW Interfaces														
▼ M_AXI														
Interface	Data Width (SW->	>HW)	Address V	/idth	Latency	Offset I	Register	Max Widen Bitwidth	Max Read Burst Length	Max Write Burst Length	Num Read Outstanding	Num Write Outstanding	Resource Estimate	
m_axi_gmem	32	-> 32		64	0	slave	0	0	16	16	16	16	BRAM=4	
▼ S_AXILITE Inte														
Interface		lress Wic	dth Offse	t Reg	gister									
s_axi_control	32		7 1	6	0									
▼ S_AXILITE Reg	gisters	Offset					Desc	cription			Bit Fields	1		
▼ S_AXILITE Reg			t Width	Access	;	_		ription	IT 1=AP DONE 2=A <u>P IDLE</u>	3=AP READY 7=AUTO R	Bit Fields ESTART 9=INTERRUPT	<del>-</del>		
▼ S_AXILITE Reg  Interface s_axi_control	gisters Register	0x00	t Width	Access	5 V	al Interrupt	Desc Control t Enable F	signals 0=AP_STAR	RT 1=AP_DONE 2=AP_IDLE	: 3=AP_READY 7=AUTO_R				
▼ S_AXILITE Reg	gisters Register CTRL	0x00	t Width 0 32 4 32	Access	s V Globa		Control	signals 0=AP_STAR Register	KT 1=AP_DONE 2=AP_IDLE		ESTART 9=INTERRUPT			
▼ S_AXILITE Reg  Interface  s_axi_control  s_axi_control	gisters Register CTRL GIER	0x00 0x04 0x08	t Width 0 32 4 32 3 32	Access RW RW	s V V Globa	P Interrup	Control t Enable F	signals 0=AP_STAR Register Register	RT 1=AP_DONE 2=AP_IDLE	0=CHAN0_INT	ESTART 9=INTERRUPT 0=Enable			
▼ S_AXILITE Reg  Interface s_axi_control s_axi_control s_axi_control	gisters Register CTRL GIER IP_IER	0x00 0x04 0x08 0x06	Width 0 32 4 32 3 32 5 32	Access RV RV	5 V Globa V IF	P Interrupt IP Interrup	Control t Enable F t Enable F	l signals 0=AP_STAR Register Register Register	RT 1=AP_DONE 2=AP_IDLE	0=CHAN0_INT	ESTART 9=INTERRUPT 0=Enable _EN 1=CHAN1_INT_EN			
▼ S_AXILITE Reg  Interface s_axi_control s_axi_control s_axi_control s_axi_control	gisters Register CTRL GIER IP_JER	0x00 0x04 0x08 0x00 0x10	t Width 0 32 4 32 3 32 5 32 0 32	Access RW RW RW	y Globa	P Interrupt IP Interrup Pata signal	Control t Enable F t Enable F pt Status F	l signals 0=AP_STAR Register Register Register HPInput	IT 1=AP_DONE 2=AP_IOLE	0=CHAN0_INT	ESTART 9=INTERRUPT 0=Enable _EN 1=CHAN1_INT_EN			
▼ S_AXILITE Reg  Interface s_axi_control s_axi_control s_axi_control s_axi_control s_axi_control s_axi_control	gisters  Register  CTRL  GIER  IP_JER  IP_JER  pn32HPInput_1 pn32HPInput_2 pn32HPOutput_1	0x00 0x04 0x08 0x0c 0x10 0x14	8 Width 0 32 4 32 8 32 6 32 6 32 6 32 7 32 7 32	Access RW RW RW	5	P Interrupt IP Interrup Iata signal Iata signal ia signal o	Control t Enable F t Enable F pt Status F l of pn32F of pn32F pf pn32F	I signals 0=AP_STAR Register Register Register HPInput HPInput POutput	IT 1=AP_DONE 2=AP_IDLE	0=CHAN0_INT	ESTART 9=INTERRUPT 0=Enable _EN 1=CHAN1_INT_EN			
▼ S_AXILITE Reg  Interface  s_axi_control s_axi_control s_axi_control s_axi_control s_axi_control s_axi_control s_axi_control	Register  Register  CTRL  GIER  IP_IER  PISEP  PISE	0x00 0x04 0x08 0x00 0x10 0x14 0x16	8 Width 0 32 4 32 8 32 6 32 6 32 6 32 6 32 7 32	Access RW RW RW W	5 V Globas V Globas V IFV IV D.V D.V Datv V Datv V Datv	P Interrupt IP Interrupt Pata signal Pata signal ta signal o ta signal o	Control t Enable F t Enable F pt Status F I of pn32F I of pn32H of pn32HP of pn32HP	I signals 0=AP_STAR Register Register Register HPInput HPInput POutput	RT 1=AP_DONE 2=AP_JDLE	0=CHAN0_INT	ESTART 9=INTERRUPT 0=Enable _EN 1=CHAN1_INT_EN			
▼ S_AXILITE Reg  Interface  s_axi_control  s_axi_control  s_axi_control  s_axi_control  s_axi_control  s_axi_control  s_axi_control  s_axi_control  s_axi_control	gisters  Register  CTRL  GIER  IP_JER  IP_JER  pn32HPInput_1 pn32HPInput_2 pn32HPOutput_1	0x00 0x04 0x08 0x00 0x10 0x14 0x16	8 Width 0 32 4 32 8 32 6 32 6 32 6 32 6 32 7 32	Access RW RW RW W	5 V Globas V Globas V IFV IV D.V D.V Datv V Datv V Datv	P Interrupt IP Interrupt Pata signal Pata signal ta signal o ta signal o	Control t Enable F t Enable F pt Status F l of pn32F of pn32F pf pn32F	I signals 0=AP_STAR Register Register Register HPInput HPInput POutput	IT 1=AP_DONE 2=AP_IOLE	0=CHAN0_INT	ESTART 9=INTERRUPT 0=Enable _EN 1=CHAN1_INT_EN			
▼ S_AXILITE Reg  Interface s_axi_control	Register  Register  CTRL  GIER  IP_IER  PISEP  PISE	0x00 0x04 0x08 0x00 0x10 0x14 0x16	8 Width 0 32 4 32 8 32 6 32 6 32 6 32 6 32 7 32	Access RW RW RW W W	5 V Globas V Globas V IFV IV D.V D.V Datv V Datv V Datv	P Interrupt IP Interrupt Pata signal Pata signal ta signal o ta signal o	Control t Enable F t Enable F pt Status F I of pn32F I of pn32H of pn32HP of pn32HP	I signals 0=AP_STAR Register Register Register HPInput HPInput POutput	IT 1=AP_DONE 2=AP_IDLE	0=CHAN0_INT	ESTART 9=INTERRUPT 0=Enable _EN 1=CHAN1_INT_EN			

700.5	51 00NT001	
▼ TOP LEV	EL CONTROL	
Interface	Туре	Ports
ap_clk	clock	ap_clk
ap_rst_n	reset	ap_rst_n
interrupt	interrupt	interrupt
ap_ctrl	ap_ctrl_hs	


### 3. Interface



## 4. Co-simulation




#### 5. Waveform




## 2. FIRN11Stream

### 1. Simulation result

## 2. Synthesis Summary











## 3. Interface



## 4. Co-simulation



# 5. Waveform

