Document Title

128Kx8 bit Low Power and Low Voltage CMOS Static RAM

Revision History

Revision No.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
0.0	Design target	September 9, 1998	Preliminary

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserves the right to change the specifications and products. SAMSUNG Electronics will answer to your questions. If you have any questions, please contact the SAMSUNG branch offices.



128Kx8 bit Low Power and Low Voltage CMOS Static RAM

FEATURES

Process Technology : TFTOrganization : 128Kx8Power Supply Voltage

KM68V1000E Family: 3.0V ~ 3.6V KM68U1000E Family: 2.7V ~ 3.3V • Low Data Retention Voltage: 2V(Min)

• Three state output and TTL Compatible

• Package Type: 32-SOP-525,

32-TSOP1-0820F, 32-TSOP1-0813.4F

GENERAL DESCRIPTION


The KM68V1000E and KM68U1000E families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature ranges and have various package types for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Dis			
Product Family	Operating Temperature	Vcc Range	Speed(ns)	Standby (ISB1, Max)	Operating (Icc2, Max)	PKG Type	
KM68V1000EL-L	Commercial(0~70°C)	3.0~3.6V	701)/100				
KM68U1000EL-L	Industrial(-40~85°C)	2.7~3.3V		10μΑ	30mA	32-SOP 32-TSOP1-0820F	
KM68V1000ELI-L		3.0~3.6V	70 7 100		JULIA	32-TSOP1-0813.4F	
KM68U1000ELI-L		2.7~3.3V					


^{1.} The parameters are tested with 30pF test load

PIN DESCRIPTION



Name	Function
A0~A16	Address Inputs
WE	Write Enable Input
CS ₁ ,CS ₂	Chip Select Input
ŌĒ	Output Enable Input
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground
N.C.	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Temp	erature Products(0~70°C)	Industrial Temperature Products(-40~85°C)			
Part Name	Function	Part Name	Function		
KM68V1000ELG-7L	32-SOP, 70ns, 3.3V	KM68V1000ELGI-7L	32-SOP, 70ns, 3.3V		
KM68V1000ELG-10L	32-SOP, 100ns, 3.3V	KM68V1000ELGI-10L	32-SOP, 100ns, 3.3V		
KM68V1000ELT-7L	32-TSOP F, 70ns, 3.3V	KM68V1000ELTI-7L	32-TSOP F, 70ns, 3.3V		
KM68V1000ELT-10L	32-TSOP F, 100ns, 3.3V	KM68V1000ELTI-10L	32-TSOP F, 100ns, 3.3V		
KM68V1000ELTG-7L	32-STSOP F, 70ns, 3.3V	KM68V1000ELTGI-7L	32-STSOP F, 70ns, 3.3V		
KM68V1000ELTG-10L	32-STSOP F, 100ns, 3.3V	KM68V1000ELTGI-10L	32-STSOP F, 100ns, 3.3V		
KM68U1000ELG-7L	32-SOP, 70ns, 3.0V	KM68U1000ELGI-7L	32-SOP, 70ns, 3.0V		
KM68U1000ELG-10L	32-SOP, 100ns, 3.0V	KM68U1000ELGI-10L	32-SOP, 100ns, 3.0V		
KM68U1000ELT-7L	32-TSOP F, 70ns, 3.0V	KM68U1000ELTI-7L	32-TSOP F, 70ns, 3.0V		
KM68U1000ELT-10L	32-TSOP F, 100ns, 3.0V	KM68U1000ELTI-10L	32-TSOP F, 100ns, 3.0V		
KM68U1000ELTG-7L	32-STSOP F, 70ns, 3.0V	KM68U1000ELTGI-7L	32-STSOP F, 70ns, 3.0V		
KM68U1000ELTG-10L	32-STSOP F, 100ns, 3.0V	KM68U1000ELTGI-10L	32-STSOP F, 100ns, 3.0V		

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	I/O	Mode	Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care (Must be in high or low states)

ABSOLUTE MAXIMUM RATINGS1)

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V	-
Power Dissipation	Pp	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
Operating Temperature	TA	0 to 70	°C	KM68V1000EL, KM68U1000EL
Operating reinperature	IA	-40 to 85	°C	KM68V1000ELI, KM68U1000ELI

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	KM68V1000E Family KM68U1000E Family	3.0 2.7	3.3 3.0	3.6 3.3	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	ViH	KM68V1000E, KM68U1000E Family	2.2	-	Vcc+0.3	V
Input low voltage	VIL	KM68V1000E, KM68U1000E Family	-0.3 ³⁾	-	0.6	V

Note:

- Commercial Product : T_A=0 to 70°C, otherwise specified Industrial Product : T_A=-40 to 85°C, otherwise specified
- 2. Overshoot : Vcc+2.0V in case of pulse width≤30ns
- 3. Undershoot : -2.0V in case of pulse width≤30ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions N		Тур	Max	Unit
Input leakage current	ILI	Vin=Vss to Vcc	-1	-	1	μΑ
Output leakage current	ILO	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to Vcc -1		-	1	μА
Operating power supply current	Icc	IIO=0mA, CS1=VIL, CS2=VIH, VIN=VIH or VIL, Read	-	-	4	mA
Average operating current	ICC1	Cycle time=1µs, 100%duty, lio=0mA, CS1≤0.2V, CS2≥Vcc-0.2V, Vin≤0.2V	-	-	3	mA
Average operating current	ICC2	Cycle time=Min, 100% duty, Iio=0mA, \overline{CS}_1 =ViL, CS2=ViH, ViN=ViH or ViL	-	25	30	mA
Output low voltage	Vol	IoL=2.1mA	-	-	0.4	V
Output high voltage	Vон	IOH=-1.0mA	2.4	-	-	V
Standby Current(TTL)	Isb	CS1=VIH, CS2=VIL, Other inputs=VIH or VIL	-	-	0.3	mA
Standby Current(CMOS)	ISB1	CS1≥Vcc-0.2V, CS2≥Vcc-0.2V or CS2≤0.2V, Other inputs=0~Vcc	ı	0.2	10	μΑ




KM68V1000E, KM68U1000E Family

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage:1.5V
Output load(see right): CL=100pF+1TTL
CL=30pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS (KM68V1000E Family : Vcc=3.0~3.6V, KM68U1000E Family : Vcc=2.7~3.3V Commercial Product : Ta=0 to 70°C, Industrial Product : Ta=-40 to 85°C)

	Parameter List	Symbol	70ns		100ns		Units
			Min	Max	Min	Max	
	Read cycle time	trc	70	-	100	-	ns
	Address access time	taa	-	70	-	100	ns
	Chip select to output	tCO1, tCO2	-	70	-	100	ns
	Output enable to valid output	toe	-	35	-	50	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	toLz	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	30	ns
	Output disable to high-Z output	tonz	0	25	0	30	ns
	Output hold from address change	toн	10	-	15	-	ns
	Write cycle time	twc	70	-	100	-	ns
	Chip select to end of write	tcw	60	-	80	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	60	-	80	-	ns
Write	Write pulse width	twp	55	-	70	-	ns
VVIIIO	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	25	0	30	ns
	Data to write time overlap	tow	30	-	40	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	Vdr	CS 1≥Vcc-0.2V ¹⁾	2.0	-	3.6	٧
Data retention current	IDR	Vcc=3.0V, CS 1≥Vcc-0.2V ¹⁾	1	0.2	10	μΑ
Data retention set-up time	tsdr	See data retention waveform	0	-	-	ms
Recovery time	trdr	occ data retention wavelenn	5	-	-	1113

^{1.} $\overline{CS}_1 \ge Vcc$ -0.2V, $CS_2 \ge Vcc$ -0.2V(\overline{CS}_1 controlled) or $CS_2 \le 0.2V(CS_2$ controlled)




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)





NOTES (WRITE CYCLE)

- A write occurs during the overlap of a low CS1, a high CS2 and a low WE. A write begins at the latest transition among CS1 going high and WE going low: A write end at the earliest transition among CS1 going high, CS2 going low and WE going high, twp is measured from the begining of write to the end of write.
 tcw is measured from the CS1 going low or CS2 going high to the end of write.
 tAS is measured from the address valid to the beginning of write.

- 4. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}_1$ or $\overline{\text{WE}}$ going high twn applied in case a write ends as CS2 going to low.

DATA RETENTION WAVE FORM






1. 3.0V for KM68V1000E Family, 2.7V for KM68U1000E Family



PACKAGE DIMENSIONS

Units: millimeters(inches)

32 PIN PLASTIC SMALL OUTLINE PACKAGE (525mil)






PACKAGE DIMENSIONS

Units: millimeters(inches)

32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0820F)



32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4F)

