



**Specification for  
I3C<sup>SM</sup>**

**Improved Inter Integrated Circuit**

**Version 1.0 – 23 December 2016**

MIPI Board Adopted 31 December 2016

**\* NOTE TO IMPLEMENTERS \***

**This document is a MIPI Specification. MIPI member companies' rights and obligations apply to this MIPI Specification as defined in the MIPI Membership Agreement and MIPI Bylaws.**

This page intentionally left blank.



## **Specification for I3C<sup>SM</sup>**

**Improved Inter Integrated Circuit**

**Version 1.0  
23 December 2016**

MIPI Board Adopted 31 December 2016

Further technical changes to this document are expected as work continues in the Sensor Working Group.

**NOTICE OF DISCLAIMER**

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI®. The material contained herein is provided on an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence.

All materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission.

ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with the contents of this Document. The use or implementation of the contents of this Document may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this Document or otherwise.

Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.  
c/o IEEE-ISTO  
445 Hoes Lane  
Piscataway, NJ 08854  
Attn: Board  
Secretary

# Contents

<b>Contents.....</b>	<b>iii</b>
<b>Figures.....</b>	<b>vii</b>
<b>Tables.....</b>	<b>x</b>
<b>Release History.....</b>	<b>xiii</b>
<b>1 Introduction.....</b>	<b>1</b>
<b>1.1 Scope</b> .....	<b>2</b>
<b>1.2 I3C Purpose.....</b>	<b>2</b>
<b>1.3 I3C Key Features.....</b>	<b>3</b>
<b>2 Terminology.....</b>	<b>5</b>
<b>2.1 Use of Special Terms.....</b>	<b>5</b>
<b>2.2 Definitions.....</b>	<b>5</b>
<b>2.3 Abbreviations.....</b>	<b>8</b>
<b>2.4 Acronyms</b> .....	<b>8</b>
<b>3 References.....</b>	<b>10</b>
<b>3.1 Normative References.....</b>	<b>10</b>
<b>3.2 Informative References.....</b>	<b>10</b>
<b>4 Technical Overview (Informative).....</b>	<b>11</b>
<b>4.1 I3C Fundamental Principles.....</b>	<b>12</b>
<b>4.2 I3C Master and Slave Devices.....</b>	<b>15</b>
<b>4.2.1 I3C Master Device.....</b>	<b>16</b>
<b>4.2.1.1 I3C Master Device Roles.....</b>	<b>17</b>
<b>4.2.2 I3C Slave Device.....</b>	<b>18</b>
<b>4.2.2.1 I3C Slave Device Roles.....</b>	<b>19</b>
<b>5 I3C Protocol.....</b>	<b>20</b>
<b>5.1 Single Data Rate (SDR) Mode.....</b>	<b>20</b>
<b>5.1.1 Bus Configuration.....</b>	<b>21</b>
<b>5.1.1.1 I3C Device Characteristics.....</b>	<b>21</b>
<b>5.1.1.2 I3C Characteristics Registers.....</b>	<b>24</b>
<b>5.1.1.2.1 Bus Characteristics Register (BCR).....</b>	<b>25</b>
<b>5.1.1.2.2 Device Characteristics Register (DCR).....</b>	<b>26</b>
<b>5.1.1.2.3 Legacy Virtual Register (LVR).....</b>	<b>26</b>
<b>5.1.2 Bus Communication.....</b>	<b>27</b>
<b>5.1.2.1 Role of I3C Slave.....</b>	<b>28</b>
<b>5.1.2.2 I3C Address Header.....</b>	<b>29</b>
<b>5.1.2.2.1 I3C Address Arbitration.....</b>	<b>30</b>
<b>5.1.2.2.2 I3C Address Arbitration Optimization.....</b>	<b>30</b>
<b>5.1.2.2.3 Consequence of Master Starting a Frame with an I3C Slave Address.....</b>	<b>31</b>
<b>5.1.2.2.4 Address Header Following a Repeated START is Push-Pull.....</b>	<b>32</b>
<b>5.1.2.2.5 I3C Slave Address Restrictions.....</b>	<b>32</b>
<b>5.1.2.3 I3C SDR Data Words.....</b>	<b>34</b>
<b>5.1.2.3.1 Transition from Address ACK to SDR Master Write Data.....</b>	<b>34</b>
<b>5.1.2.3.2 Ninth Bit of SDR Master Written Data as Parity.....</b>	<b>35</b>
<b>5.1.2.3.3 Ninth Bit of SDR Slave Returned (Read) Data as End-of-Data.....</b>	<b>35</b>

5.1.2.4	Use of Clock Speed to Prevent Legacy I <sup>2</sup> C Devices From Seeing I3C Traffic.....	36
5.1.2.4.1	Use of Duty Cycle to Achieve Lower Effective Speed in a Mixed Fast Bus.....	36
5.1.2.5	Master Clock Stalling.....	37
5.1.2.5.1	I3C/I <sup>2</sup> C Transfer, ACK/NACK Phase.....	38
5.1.2.5.2	Write Data Transfer, Parity Bit.....	39
5.1.2.5.3	I3C Read Transfer, Transition Bit.....	39
5.1.2.5.4	Dynamic Address Assignment, First Bit of Assigned Address.....	42
5.1.3	Bus Conditions.....	43
5.1.3.1	Open Drain Pull-Up and High-Keeper.....	43
5.1.3.2	Bus Free Condition.....	44
5.1.3.3	Bus Available Condition.....	44
5.1.3.4	Bus Idle Condition.....	44
	5.1.3.5 Activity States	44
5.1.4	Bus Initialization and Dynamic Address Assignment Mode.....	45
5.1.4.1	Device Requirements for Dynamic Address Assignment.....	46
5.1.4.1.1	Unique Identifiability.....	46
5.1.4.2	Bus Initialization Sequence with Dynamic Address Assignment.....	46
5.1.4.3	Provisional ID Collision Detection and Correction.....	49
5.1.5	Hot-Join Mechanism.....	50
5.1.5.1	Failsafe Device Pads.....	51
5.1.6	In-Band Interrupt.....	52
	5.1.6.1 Priority Level	52
5.1.6.2	I3C Slave Interrupt Request.....	52
5.1.6.3	I3C Secondary Master Requests to be Current Master.....	53
5.1.6.4	I3C Main Master Initiating a Transaction.....	54
5.1.7	Secondary Master Functions.....	55
5.1.7.1	Hardware and Software Requirements.....	55
5.1.7.2	Bus Management Procedures.....	55
5.1.7.3	Reduced Functionality Secondary Masters.....	56
5.1.7.4	In-Band Interrupt Handling.....	56
5.1.7.5	Hot-Join Management.....	56
5.1.8	Timing Control.....	57
5.1.8.1	General Principles.....	57
5.1.8.2	Synchronous Systems and Events.....	58
5.1.8.3	Asynchronous Systems and Events.....	61
5.1.8.3.1	Async Mode 0: Asynchronous Basic Mode.....	66
5.1.8.3.2	Async Mode 1: Asynchronous Advanced Mode.....	68
5.1.8.3.3	Async Mode 2: Async High-Precision Low-Power Mode.....	70
5.1.8.3.4	Async Mode 3: Async High-Precision Triggereable Mode.....	73
5.1.9	Common Command Codes (CCC).....	76
5.1.9.1	CCC Command Format.....	76
5.1.9.2	Broadcast CCCs vs Direct CCCs.....	77
5.1.9.2.1	End of a CCC Command.....	77
5.1.9.2.2	Framing Model for Direct CCC Commands.....	78
5.1.9.2.3	Retry Model for Direct GET CCC Commands.....	78

<b>5.1.9.3</b>	<b>CCC Command Definitions.....</b>	<b>80</b>
5.1.9.3.1	Enable/Disable Slave Events Command (ENEC/DISEC).....	84
5.1.9.3.2	Enter Activity State 0–3 (ENTAS0–ENTAS3).....	85
5.1.9.3.3	Reset Dynamic Address Assignment (RSTDAA).....	85
5.1.9.3.4	Enter Dynamic Address Assignment (ENTDAA).....	86
5.1.9.3.5	Set/Get Max Write Length (SETMWL/GETMWL).....	86
5.1.9.3.6	Set/Get Max Read Length (SETMRL/GETMRL).....	87
5.1.9.3.7	Define List of Slaves (DEFSLVS).....	87
5.1.9.3.8	Enter Test Mode (ENTTM).....	88
5.1.9.3.9	Enter HDR Mode 0–7 (ENTHDR0–ENTHDR7).....	88
5.1.9.3.10	Set Dynamic Address from Static Address (SETDASA).....	89
5.1.9.3.11	Set New Dynamic Address (SETNEWDA).....	90
5.1.9.3.12	Get Provisional ID (GETPID).....	90
5.1.9.3.13	Get Bus Characteristics Register (GETBCR).....	90
5.1.9.3.14	Get Device Characteristics Register (GETDCR).....	90
5.1.9.3.15	Get Device Status (GETSTATUS).....	91
5.1.9.3.16	Get Accept Mastership (GETACCMST).....	92
5.1.9.3.17	Set Bridge Targets (SETBRGTGT).....	93
5.1.9.3.18	Get Max Data Speed (GETMXDS).....	93
5.1.9.3.19	Get HDR Capability (GETHDMCAP).....	95
5.1.9.3.20	Set Exchange Timing Information (SETXTIME).....	95
5.1.9.3.21	Get Exchange Timing Support Information (GETXTIME).....	97
<b>5.1.10</b>	<b>Error Detection and Recovery Methods for SDR.....</b>	<b>98</b>
<b>5.1.10.1</b>	<b>SDR Error Detection and Recovery Methods for I3C Slave Devices.....</b>	<b>98</b>
5.1.10.1.1	Error Type S0.....	99
5.1.10.1.2	Error Type S1.....	99
5.1.10.1.3	Error Type S2.....	99
5.1.10.1.4	Error Type S3.....	99
5.1.10.1.5	Error Type S4.....	100
5.1.10.1.6	Error Type S5.....	100
5.1.10.1.7	Error Type S6 (Optional).....	100
<b>5.1.10.2</b>	<b>SDR Error Detection and Recovery Methods for I3C Master Devices.....</b>	<b>100</b>
	5.1.10.2.1 Error Type M0.....	101
5.1.10.2.2	Error Type M1 (Optional).....	101
	5.1.10.2.3 Error Type M2.....	101
5.1.10.2.4	Master Error Detection and Escalation Handling.....	102
<b>5.2</b>	<b>High Data Rate (HDR) Modes.....</b>	<b>103</b>
<b>5.2.1</b>	<b>HDR Exit Pattern and HDR Restart Pattern.....</b>	<b>104</b>
5.2.1.1	HDR Exit Pattern.....	104
5.2.1.2	HDR Restart Pattern.....	105
5.2.1.3	HDR Exit Pattern Detector.....	105
5.2.1.4	HDR Restart and Exit Pattern Detector.....	107
5.2.1.5	Compatibility of HDR Pattern Detection and Ternary Modes.....	109

<b>5.2.2</b>	<b>HDR Double Data Rate Mode (HDR-DDR)</b>	<b>110</b>
5.2.2.1	HDR-DDR Overview	113
5.2.2.2	HDR-DDR Command Coding	117
5.2.2.3	HDR-DDR Bus Turnaround	119
5.2.2.3.1	Command to Read Data from Slave	119
5.2.2.3.2	End of a Read Command Message	120
5.2.2.3.3	Master Termination of a Read Command Message	120
5.2.2.4	HDR-DDR Error Detection	121
5.2.2.5	HDR-DDR CRC5 Algorithm	122
<b>5.2.3</b>	<b>HDR Ternary Modes (HDR-TSP and HDR-TSL)</b>	<b>123</b>
5.2.3.1	HDR Ternary Signaling and Coding Protocol	123
	5.2.3.1.1 Ternary Signaling	123
	5.2.3.1.2 Ternary Coding Protocol	124
5.2.3.2	HDR Ternary Command Coding	131
5.2.3.3	HDR Ternary Bus Turnaround	133
5.2.3.4	HDR Ternary Error Detection	134
<b>6</b>	<b>I3C Electrical Specifications</b>	<b>135</b>
6.1	DC I/O Characteristics	135
6.2	Timing Specification	139
<b>Annex A</b>	<b>I3C Communication Format Details</b>	<b>159</b>
A.1	I3C CCC Transfers	159
A.2	I3C Private Write and Read Transfers	160
A.3	Legacy I <sup>2</sup> C Write and Read Transfers on the I3C Bus	162
A.4	Dynamic Address and Enter HDR	163
<b>Annex B</b>	<b>SDR Mode Error Type Origins</b>	<b>165</b>
B.1	Error Types in I3C CCC Transfers	165
B.2	Error Types in I3C Private Read and Write Transfers	166
B.3	Error Types in Dynamic Address Arbitration	168
<b>Annex C</b>	<b>I3C Master FSMs</b>	<b>169</b>
<b>Annex D</b>	<b>Typical I3C Protocol Communications</b>	<b>177</b>



## Figures

Figure 1 I3C System Diagram.....	1
Figure 2 Energy Consumption and Raw Data Rate: I3C vs. I <sup>2</sup> C.....	3
Figure 3 Energy Consumption Comparison for I3C Data Modes.....	4
Figure 4 Example of Data Traffic on the I3C Bus.....	12
Figure 5 I3C Communication Flow.....	13
Figure 6 I3C Master Device Block Diagram.....	16
Figure 7 I3C Slave Device Block Diagram.....	18
Figure 8 I3C Bus with I <sup>2</sup> C Devices and I3C Devices.....	21
Figure 9 Address Header Comparison.....	27
Figure 10 Address Arbitration During Header.....	31
Figure 11 Master Clock Stalling in ACK Phase.....	38
Figure 12 Master Clock Stalling in Write Parity Bit.....	39
Figure 13 Master Clock Stalling in T-Bit Before Next Read Data.....	39
Figure 14 Master Clock Stalling in T-Bit Before STOP.....	40
Figure 15 Master Clock Stalling in Low T-Bit Before Repeated Start.....	40
Figure 16 Master Clock Stalling in High T-Bit Before Repeated START.....	41
Figure 17 Master Clock Stalling in High T-Bit Before Repeated START and STOP.....	41
Figure 18 Master Clock Stalling in Dynamic Address First Bit.....	42
Figure 19 Dynamic Address Assignment Transaction.....	48
Figure 20 IBI Sequence with Mandatory Data Byte.....	52
Figure 21 Synchronization of Sampling Moments.....	59
Figure 22 Synchronization Procedure on a General-Purpose I3C Bus.....	60
Figure 23 Example Graph of Async Mode 0 Timestamp Interpolation.....	62
Figure 24 Example of Asynchronous Mode 0 Timestamp Data Transfer.....	66
Figure 25 Example of Asynchronous Mode 1 Timestamp Data Transfer.....	68
Figure 26 Async Mode 1 Timestamp Interpolation.....	69
Figure 27 Example of Asynchronous Mode 2 Timestamp Data Transfer.....	71
Figure 28 Generating SCLK from SCL and SDA Implementation Example.....	72
Figure 29 Asynchronous Mode 2 Implementation Example.....	72
Figure 30 Example of Asynchronous Mode 3 Triggering.....	74
Figure 31 Example of Asynchronous Mode 3 Timestamp Data Transfer.....	75
Figure 32 Asynchronous Mode 3 Implementation Example.....	75
Figure 33 CCC General Frame Format.....	76

Figure 34 Direct CCC Framing Model.....	78
Figure 35 Example Waveform for Error Type S0.....	99
Figure 36 HDR Exit Pattern and Exit Plus STOP.....	104
Figure 37 HDR Restart with Next Edge.....	105
Figure 38 Example HDR Exit Pattern Detector (Schematic).....	105
Figure 39 Metastable Changes on SCL and SDA Do Not Break the ExitPattern Detector.....	106
Figure 40 Combined HDR Restart and Exit Pattern Detector (Schematic).....	107
Figure 41 SDA Moves Low to High.....	109
Figure 42 SDA and SCL Changing Metastable.....	109
Figure 43 SCL Goes Low While SDAAlready High.....	110
Figure 44 HDR-DDR Format.....	111
Figure 45 DDR Preamble Bits State Diagram.....	113
Figure 46 Unused Bit Before Preamble of First HDR-DDR Command.....	115
Figure 47 Typical HDR-DDR Mode Frame.....	116
Figure 48 HDR-DDR Command Code After ENTHDR0.....	118
Figure 49 HDR-DDR Command Code After HDR Repeated Start Pattern.....	118
Figure 50 Start of HDR-DDR.....	119
Figure 51 Master Allows Normal Read.....	120
Figure 52 Master Terminates Read.....	120
Figure 53 Typical HDR Ternary Mode Frame.....	123
Figure 54 Twelve Symbols Per Data Word.....	124
Figure 55 SCL and SDA State Transitions and Their Symbolic Coding.....	127
Figure 56 HDR-TSP and HDR-TSL Waveforms.....	129
Figure 57 HDR-TSP Command Code After ENTHDR1.....	131
Figure 58 HDR-TSP Command Code After HDR Repeated Start Pattern.....	132
Figure 59 I3C Legacy Mode Timing.....	143
Figure 60 tDIG_H and tDIG_L.....	144
Figure 61 I3C Data Transfer – ACK by Slave.....	145
Figure 62 I3C Data Transfer – NACK by Slave.....	146
Figure 63 I3C START Condition Timing.....	147
Figure 64 I3C STOP Condition Timing.....	147
Figure 65 I3C Master Out Timing.....	148
Figure 66 I3C Slave Out Timing.....	148
Figure 67 Master SDR Timing.....	149
Figure 68 Master DDR Timing.....	149

Figure 69 T-Bit When Slave Ends Read and Master Generates STOP.....	150
Figure 70 T-Bit When Slave Ends Read and Master Generates Repeated START.....	151
Figure 71 T-Bit When Slave and Master Agree to Continue Read Message.....	152
Figure 72 T-Bit When Master Ends Read with Repeated START and STOP.....	153
Figure 73 T-Bit When Master Ends Read via Repeated START and Further Transfer.....	154
Figure 74 Master to Master Bus Handoff.....	155
Figure 75 Ternary Protocol Timing.....	156
Figure 76 I <sup>2</sup> C Spike Filter Behavior.....	157
Figure 77 I3C CCC Transfers.....	159
Figure 78 I3C Private Write and Read Transfers with 7'h7E Address.....	160
Figure 79 I3C Private Write and Read Transfers without 7'h7E Address.....	161
Figure 80 Legacy I <sup>2</sup> C Write and Read Transfers in I3C Bus with 7'h7E Address.....	162
Figure 81 Legacy I <sup>2</sup> C Write and Read Transfers in I3C Bus without 7'h7E Address.....	162
Figure 82 Dynamic Address Allocation ENTDA CCC Bus Modal.....	163
Figure 83 Enter HDR Mode CCC Bus Modal.....	163
Figure 84 Error Type Origins: I3C CCC Transfers.....	165
Figure 85 Error Type Origins: I3C CCC Private Write & Read Transfers with 7'h7E Address...	166
Figure 86 Error Type Origins: I3C Private Read Transfers without 7'h7E Address.....	167
Figure 87 Error Type Origins: Dynamic Address Arbitration.....	168
Figure 88 I3C Main Master FSM.....	169
Figure 89 Slave Interrupt Request FSM.....	170
Figure 90 Dynamic Address Assignment FSM.....	171
Figure 91 Hot-Join FSM.....	172
Figure 92 Secondary Master Request FSM.....	173
Figure 93 Master Regaining Bus Ownership FSM.....	174
Figure 94 HDR Ternary and HDR-DDR Mode FSMs.....	175
Figure 95 I2C Legacy Master FSM.....	176
Figure 96 Example Communication Using I3C Coding SDR.....	177
Figure 97 Example Communication Using I3C Coding SDR with CCC Direct Addressing.....	178
Figure 98 Example Communication Using I3C Coding SDR with CCC Broadcast.....	179
Figure 99 Example Communication Using HDR-DDR Protocol.....	180
Figure 100 Example Communication Using HDR-TSL Protocol.....	181
Figure 101 Example Communication Using HDR-TSP Protocol.....	182

## Tables

Table 1 Sensor Classes Addressed by I3C.....	2
Table 2 Roles for I3C Compatible Devices.....	15
Table 3 I3C Devices Roles vs Responsibilities.....	22
Table 4 I <sup>2</sup> C Features Allowed in I3C Slaves.....	23
Table 5 Legacy I <sup>2</sup> C-Only Slave Categories and Characteristics.....	23
Table 6 Bus Characteristics Register (BCR).....	25
Table 7 I3C Device Characteristics Register (DCR).....	26
Table 8 Legacy I <sup>2</sup> C Virtual Register (LVR).....	26
Table 9 I3C Slave Address Restrictions.....	33
Table 10 Available Options for Bus Operating Parameters, Per I3C Bus Configuration.....	36
Table 11 Master Clock Stall Times.....	38
Table 12 Activity States.....	44
Table 13 Asynchronous Timing Control Modes.....	65
Table 14 CCC Frame Field Definitions.....	77
Table 15 I3C Common Command Codes.....	80
Table 16 ENEC/DISEC Format 1: Direct.....	84
Table 17 ENEC/DISEC Format 2: Broadcast.....	84
Table 18 Enable Slave Events Command Byte Format.....	84
Table 19 Disable Slave Events Command Byte Format.....	84
Table 20 ENTASx Format 1: Direct.....	85
Table 21 ENTASx Format 2: Broadcast.....	85
Table 22 Enter Activity State CCCs (ENTASx).....	85
Table 23 RSTDAA Format 1: Direct.....	85
Table 24 RSTDAA Format 2: Broadcast.....	85
Table 25 ENTDAAs Format.....	86
Table 26 Direct SETMWL/GETMWL Format.....	86
Table 27 Broadcast SETMWL Format.....	86
Table 28 Direct SETMRL/GETMRL Format.....	87
Table 29 Broadcast SETMRL Format.....	87
Table 30 DEFSLVS Format.....	87
Table 31 ENTMM Format.....	88
Table 32 ENTMM Test Mode Byte Values.....	88
Table 33 Enter HDR Mode CCCs (ENTHDRx).....	88

Table 34 SETDASA Format 1: Primary.....	89
Table 35 SETDASA Format 2: Point-to-Point.....	89
Table 36 SETNEWDA Format.....	90
Table 37 GETPID Format.....	90
Table 38 GETBCR Format.....	90
Table 39 GETDCR Format.....	90
Table 40 GETSTATUS Format.....	91
Table 41 GETSTATUS MSb-LSb Format.....	91
Table 42 GETACCMST Format 1: Accepted.....	92
Table 43 GETACCMST Format 2: Not Accepted.....	92
Table 44 GETACCMST Format 3: Incorrect Cancel.....	92
Table 45 SETBRGTGT Format.....	93
Table 46 GETMXDS Format 1: Without Turnaround.....	94
Table 47 GETMXDS Format 2: With Turnaround.....	94
Table 48 maxWr Byte Format.....	94
Table 49 maxRd Byte Format.....	94
Table 50 maxRdTurn Format.....	94
Table 51 GETHDMCAP Format.....	95
Table 52 GETHDMCAP Byte Fields.....	95
Table 53 SETXTIME Format 1: Broadcast.....	95
Table 54 SETXTIME Format 2: Direct.....	95
Table 55 SETXTIME Defining Byte Values.....	96
Table 56 GETXTIME Format.....	97
Table 57 GETXTIME Supported Modes Byte Fields.....	97
Table 58 GETXTIME State Byte Fields.....	97
Table 59 SDR Slave Error Types.....	98
Table 60 SDR Master Error Types.....	100
Table 61 HDR-DDR Preamble Values.....	112
Table 62 HDR-DDR Word Format: Command, Data, Reserved.....	114
Table 63 HDR-DDR Word Formats.....	115
Table 64 HDR-DDR Command Word Format.....	117
Table 65 Read and Write Command Spaces for HDR-DDR Mode.....	117
Table 66 Parity Bits.....	125
Table 67 Converting 3-bit Binary Triplet Value to Ternary Symbol Pair.....	125
Table 68 Converting Ternary Symbol Value to SCL and SDA Level Changes.....	126

Table 69 HDR Ternary Command Word Format.....	131
Table 70 Read and Write Command Spaces for HDR Ternary Modes.....	131
Table 71 I3C I/O Stage Characteristics Common to Push-Pull Mode and Open Drain Mode.....	136
Table 72 Legacy I <sup>2</sup> C Device Requirements When Operating on I3C.....	138
Table 73 I3C Timing Requirements When Communicating With I <sup>2</sup> C Legacy Devices.....	140
Table 74 I3C Open Drain Timing Parameters.....	141
Table 75 I3C Push-Pull Timing Parameters for SDR and HDR-DDR Modes.....	142
Table 76 I3C Push-Pull Timing Parameters for HDR-TSP and HDR-TSL Modes.....	143
Table 77 Timing and Drive for Start of New Frame: No Contention on A7.....	158
Table 78 Timing and Drive for Start of New Frame: With Contention on A7.....	158
Table 79 Timing and Drive for Continuation of Frame Using Repeated START.....	158

## Release History

Date	Version	Description
2016-12-31	v1.0	Board Adopted release.

This page intentionally left blank.



## 1 Introduction

The proliferation of sensors in mobile wireless and mobile-influenced products has created significant design challenges. Because there are no consistent methods for interfacing physical sensors, Device and platform designers are faced with digital interface fragmentation that includes I<sup>2</sup>C, SPI, and UART among others.

In addition to the main interface other signals may be needed, such as dedicated interrupts, chip select signals, and enable and sleep signals. This increases the required number of Host GPIOs, and that in turn drives up system cost with more Host package pins and more PCB layers.

As time passes and the number of sensors increases, this situation is becoming increasingly difficult to support and manage.

The MIPI I3C interface has been developed to ease sensor system design architectures in mobile wireless products by providing a fast, low cost, low power, two-wire digital interface for sensors.




Figure 1 I3C System Diagram

Example classes of sensor addressed by I3C are listed in *Table 1*.

**Table 1 Sensor Classes Addressed by I3C**

<b>Mechanical / Motion</b> <ul style="list-style-type: none"> <li>• Compass/Magnetometer</li> <li>• Gyro</li> <li>• Accelerometer</li> <li>• Proximity</li> <li>• Touch screen</li> <li>• Grip</li> <li>• Time of Flight (gestures)</li> <li>• Audio/Ultrasonic (events)</li> </ul>	<b>Biometrics/Health</b> <ul style="list-style-type: none"> <li>• Fingerprint</li> <li>• Glucometer</li> <li>• Heart rate</li> <li>• Olfactory (e.g. breathalyzer)</li> <li>• EKG</li> <li>• GSR (galvanic skin response)</li> </ul>
<b>Environmental Sensing</b> <ul style="list-style-type: none"> <li>• Ambient light</li> <li>• Barometric pressure / altimeter</li> <li>• Temperature</li> <li>• Carbon monoxide / pollutants</li> <li>• Humidity</li> </ul>	<b>Other</b> <ul style="list-style-type: none"> <li>• NFC (Near Field Communication)</li> <li>• Haptic feedback</li> <li>• IR (smart TV remote)</li> <li>• UV/RGB</li> </ul>

## 1.1 Scope

The following topics are in scope for this Specification:

- I3C interface protocols and commands
- Electrical specifications, such as timing and voltage levels
- Support for specific classes of sensors and other Devices

The following topics are out of scope for this Specification:

- Mechanical, system, and implementation details within an I3C Device
- ESD (Electrostatic Discharge) structures
- System power management
- Use case specific data or format definitions besides Bus management command codes

## 1.2 I3C Purpose

The I3C interface is intended to improve upon the features of the I<sup>2</sup>C interface [NXP01], preserving backward compatibility. This Specification defines a standard Multi-Drop interface between Host processors and peripheral sensors.

Implementing the I3C Specification greatly increases the flexibility mobile terminal system designers have to support an ever-expanding sensor subsystem as efficiently and at as low a cost as possible.

### 1.3 I3C Key Features


Two main concerns are paramount for the I3C interface: The use of as little energy as possible in transporting data and control, while reducing the number of physical pins used by the interface.

Therefore, the I3C interface features:

- Two wire serial interface up to 12.5 MHz using Push-Pull
- Legacy I<sup>2</sup>C Device co-existence on the same Bus (with some limitations)
- Dynamic Addressing while supporting Static Addressing for Legacy I<sup>2</sup>C Devices
- Legacy I<sup>2</sup>C messaging
- I<sup>2</sup>C-like Single Data Rate messaging (SDR)
- Optional High Data Rate messaging Modes (HDR)
- Multi-Drop capability
- Multi-Master capability
- In-Band Interrupt support
- Hot-Join support
- Synchronous Timing Support and Asynchronous Time Stamping

The I3C interface provides major efficiencies in Bus power while providing greater than 10x speed improvements over I<sup>2</sup>C. **Figure 2** and **Figure 3** show different Bus Mode options that provide tradeoffs for performance/power vs. target Device complexity.


The bar chart on the left shows energy consumption for a given amount of data for the different I3C modes, compared to I<sup>2</sup>C. The bar chart on the right shows the same comparison for data throughput. Both charts show a significant advantage for I3C.



**Figure 2 Energy Consumption and Raw Data Rate: I3C vs. I<sup>2</sup>C**

The bar chart in **Figure 2** shows energy consumption for a given amount of data for the different I3C Modes compared to I<sup>2</sup>C (units are milli-Joules per megabit) whereas on the right is data-throughput. Both show a significant advantage for I3C.

52 **Figure 3** shows an expanded view of energy consumption for different I3C Modes.



Assumptions:    1) All symbols in each mode have equal probability for use.  
                      2) Energy consumption is the energy delivered by-pull up devices to the bus (which includes drivers and resist

**Figure 3 Energy Consumption Comparison for I3C Data Modes**

## 2 Terminology

### 2.1 Use of Special Terms

The MIPI Alliance has adopted Section 13.1 of the *IEEE Standards Style Manual*, which dictates use of the words “shall”, “should”, “may”, and “can” in the development of documentation, as follows:

The word *shall* is used to indicate mandatory requirements strictly to be followed in order to conform to the Specification and from which no deviation is permitted (*shall* equals *is required to*).

The use of the word *must* is deprecated and shall not be used when stating mandatory requirements; *must* is used only to describe unavoidable situations.

The use of the word *will* is deprecated and shall not be used when stating mandatory requirements; *will* is only used in statements of fact.

The word *should* is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (*should* equals *is recommended that*).

The word *may* is used to indicate a course of action permissible within the limits of the Specification (*may* equals *is permitted to*).

The word *can* is used for statements of possibility and capability, whether material, physical, or causal (*can* equals *is able to*).

All sections are normative, unless they are explicitly indicated to be informative.

All quoted voltage and frequency values in the informative sections represent their typical values.

### 2.1 Definitions

**ACK:** Short for “acknowledge”. See also **NACK**.

**Address Arbitration:** Process for determining arbitrated Addresses to resolve contention.

**Address:** A set of bits designating a Device or the location of a register.

**Arbitrable:** Subject to decision by Arbitration.

**Arbitration:** If two Devices start transmission at the same time, then Arbitration is required to determine Bus control. Arbitration could also be required during a Slave transmission if a Master addresses multiple Slaves.

**Bridge Device:** Device on the I3C Bus that allows conversion from the native I3C Bus protocol to another protocol (such as SPI, UART etc.).

**Broadcast:** A command intended for multiple Slave Devices, using the Broadcast Address 7'h7E.

**Bus:** The physical and logical implementation of the SCL and SDA lines.

**Bus Available Condition:** State on the I3C Bus where both the SCL line and the SDA line are High for at least  $t_{\text{AVAIL}}$  (see **Table 74**), and a Device is able to initiate a transaction on the Bus.

**Bus Free Condition:** State on the I3C Bus after a STOP and before a START for at least  $t_{\text{CAS}}$  (see **Table 74**).

**Bus Idle Condition:** An extended duration of the Bus Free Condition that indicates that Devices may attempt to Hot-Join the I3C Bus.

**Bus Turnaround:** When a transmitting Device sends a command, and then the receiving Device takes over the I3C Bus in order to respond.

94 **Characteristics:** Quantification of a Device's available features and capabilities.

95 **Clock to Data Turnaround Time:** The time duration between reception of an SCL edge and the start of  
96 driving an SDA change. See  $t_{SCO}$  in *Table 75*.

97 **CRC5:** Cyclic Redundancy Check with fifth-order polynomial length.

98 **Current Master:** The I3C Device that presently has Master control of the I3C Bus.

99 **Device:** A Master or Slave.

100 **Device ID:** Defines a Device's characteristic or function within a sensor system.

101 **Dynamic Address:** A Device Address that is assigned or allocated during initialization of the Bus. Usually  
102 occurs after power up.

103 **Failsafe:** An I3C Device Bus pad is considered Failsafe if its leakage does not increase when it is  
104 unpowered. A pad may be unpowered because the Device is unpowered, because its IO rail is unpowered or  
105 clamped, or both. Failsafe only matters for some Hot-Join Devices.

106 **Frame:** A Frame begins with a START, followed by the Address of the targeted Slave(s), Data, and finally  
107 a STOP.

108 **High:** Defines a signal level that is a logical "1".

109 **High Data Rate (HDR):** High Data Rate Modes that achieve higher speed by transferring data on both  
110 clock edges.

111 **High-Keeper:** A weak Pull-Up type Device used when SDA, and sometimes SCL, is in High-Z with  
112 respect to all Devices.

113 **Host:** Hardware and software that provides the core functionality of a mobile device.

114 **Hot-Join:** Slaves that join the Bus after it is already started, whether because they were not powered  
115 previously or because they were physically inserted into the Bus; the Hot-Join mechanism allows the Slave  
116 to notify the Master that it is ready to get a Dynamic Address.

117 **In-Band Interrupt (IBI):** A method whereby a Slave Device emits its Address into the arbitrated Address  
118 header on the I3C Bus to notify the Master of an interrupt.

119 **I<sup>2</sup>C Device:** A Master or Slave that meets the requirements of the I<sup>2</sup>C Specification [NXP01].

120 **I3C Device:** A Master or Slave that meets the requirements of the I3C Specification.

121 **I3C Slave:** See Slave.

122 **Legacy I<sup>2</sup>C:** I3C maintains the industry standard architecture of I<sup>2</sup>C and supports existing I<sup>2</sup>C Slave  
123 Devices. I3C does not support I<sup>2</sup>C Bus Masters.

124 **Low:** Defines a signal level that is a logical "0".

125 **Main Master:** Master that has overall control of the I3C Bus. Including control and hand off to Secondary  
126 Masters.

127 **Master:** A reference to the I3C Bus Device that is controlling the Bus.

128 **Mastership:** Control of the I3C Bus, in a Master role.

129 **Message:** A packetized communication between Devices.

130 **Minimal Bus:** An I3C Bus with one Master Device (potentially with reduced functionality), and one active  
131 Slave Device with a fixed and reserved Slave Address value of 7'h01. Additional Read-only Slave Devices  
132 may optionally also be present in a Minimal Bus, but there can be no additional Read-Write Slave Devices.

133 **MIPI Manufacturer ID:** A two byte/16 bit unique identifier for a vendor of a MIPI compliant Device  
134 [MIPI01].

135 **Mixed Fast Bus:** I3C Bus topology with both I<sup>2</sup>C and I3C Devices present on the I3C Bus, where the I<sup>2</sup>C  
136 Devices have a true I<sup>2</sup>C 50 ns Spike Filter on the SCL line.

**Mixed Slow/Limited Bus:** I3C Bus topology with both I<sup>2</sup>C and I3C Devices present on the I3C Bus, where the I<sup>2</sup>C Devices do not have a true I<sup>2</sup>C 50 ns Spike Filter on the SCL line.

**Mode:** Distinguishes different data transfer methods used in I3C including Legacy I<sup>2</sup>C Mode, Single Data Rate Mode (SDR), High Data Rate Mode (HDR), Dual Data Rate Mode (HDR-DDR), Ternary Symbol Legacy Mode (HDR-TSL) and Ternary Symbol for Pure Bus Mode (HDR-TSP).

**Multi-Drop:** A Bus that communicates through a process of Arbitration to determine which Device sends information at any point. The other Devices listen for data they are intended to receive.

**Multi-Master:** Multiple Bus Masters present on the Bus. Used when multiple nodes on the Bus need to initiate a transfer.

**NACK:** Short for “not acknowledge”, which means No ACK was asserted. See also **ACK**.

**Offline Capable:** An Offline Capable Device is able to disconnect from the physical I3C Bus and/or is able to ignore I3C traffic on the I3C Bus. A Device’s Offline capability is one of the capabilities reflected in its Bus Characterization Register.

**Open Drain:** High-Z with an active Pull-Down. Typically used in conjunction with a passive Pull-Up.

**Park:** Logic level High set by the Master (or Slave on Read) before turning around the Bus to allow the other to drive to Logic level Low or not (will be held High by weak Pull-Up).

**Preamble:** The bits preceding the data words in HDR-DDR.

**Pull-Down:** Active mechanism used to pull the Bus to a logical Low state.

**Pull-Up:** Mechanism used to pull the Bus to a logical High state. The mechanism may be either active or passive.

**Pure Bus:** A Bus topology with only I3C Devices present. No I<sup>2</sup>C Devices are permitted on a Pure Bus.

**Push-Pull:** Active Pull-Down and active Pull-Up on output driver.

**Repeated START:** Two or more instances of a START in a row without an intervening STOP. A Repeated START is used in circumstances where the Master wishes to continue communicating on the I3C Bus without having to first generate a STOP. In this Specification, a Repeated START is abbreviated as “Sr”. This is equivalent to repeated START in I<sup>2</sup>C [NXP01].

**SDR-Only:** An SDR-Only Device supports only SDR Mode, i.e. does not support HDR Mode.

**Secondary Master:** A Secondary Master controls the I3C Bus only after receiving permission from the Main Master. Control of the Bus is temporary, and always ends with passing control back to the Main Master.

**Single Data Rate (SDR):** Single Data Rate transfers data on only one edge of the clock.

**Slave:** A Slave Device can only respond to either Common or individual commands from a Master. A Slave Device cannot generate a clock.

**Spike Filter:** A filter that removes SCL (and SDA) spikes shorter than 50 ns in duration. See Input Filter (t<sub>SP</sub> parameter) in the I<sup>2</sup>C Specification [NXP01]. Also known as a glitch filter.

**Stall:** The act of the I3C Master holding the SCL line Low under specific transitory conditions.

**START:** START is the I3C Bus condition of a High to Low transition on the SDA line while the SCL line remains High. In this Specification, a START is abbreviated as “S”.

**START Request:** A method for a Slave to force the Master to issue a START on an idled I3C Bus.

**Static Address:** A Device Address that is fixed and cannot be changed.

**STOP:** STOP is the I3C Bus condition of a Low to High transition on the SDA line while the SCL line remains High. In this Specification, a STOP is abbreviated as “P”.

**Symbol:** In I3C Ternary Coding, a Symbol is an abstraction that can have any of three states. These states represent whether (for a given period on the I3C Bus) the SCL line changes state, the SDA line changes state, or both lines change state. If neither line changes state, then no Symbol is generated for that period.

**T-Bit:** Transition bit, an alternative to the ACK/NACK mechanism.

**Ternary Mode:** I3C HDR-TSP (Ternary Symbol for Pure Bus) Mode or HDR-TSL (Ternary Symbol Legacy) Mode.

**Timestamping:** The act of determining and assigning the time at which an event occurred.

**Timing Control:** Methods of exchanging and controlling system timing information, with the intent to synchronize and/or Timestamp I3C Bus Devices and events. See **Section 5.1.8**.

**Word:** Transmission containing 16 payload bits and two parity bits.

**Word Types:** Four Word Types are used: Command Word, User Data Word, CRC Word, and Reserved Word.

## 2.1 Abbreviations

ACK	Acknowledge
e.g.	For example (Latin: <i>exempli gratia</i> )
i.e.	That is (Latin: <i>id est</i> )
High-Z	An output driver that is set to high impedance mode (cannot source or sink current)
NACK	Not Acknowledge
P	STOP
PHY	Physical Layer
S	START
Sr	Repeated START
T	Transition Bit

## 2.2 Acronyms

BCR	Bus Characteristics Register
BER	Bit Error Rate
BMB	Bus Management Block
CCC	Common Command Code
CRC	Cyclic Redundancy Check
DAR	Dynamic Address Request
DCR	Device Characteristics Register
DDR	Double Data Rate
ESD	Electro Static Discharge
FSM	Finite State Machine
HDR	High Data Rate
HDR-DDR	HDR Double Data Rate Mode



213	IBI	In-Band Interrupt
214	ISTO	Industry Standards and Technology Organization
215	LCR	Legacy Characteristics Register
216	LSb	Least Significant Bit
217	Mbps	Megabits per second
218	MHz	Mega Hertz
219	MID	MIPI Manufacturer Identification [ <i>MIPI01</i> ]
220	MSb	Most Significant Bit
221	NVMEM	Non-Volatile Memory
222	OD	Open Drain
223	PICS	Protocol Implementation Conformance Statement
224	PUR	Pull-Up Resistor
225	SCL	Serial Clock
226	SDA	Serial Data
227	SDR	Single Data Rate
228	SPI	Serial Peripheral Interface
229	SWG	Sensors Interface Working Group, part of MIPI Alliance
230	TSL	Ternary Symbol Legacy
231	TSP	Ternary Symbol for Pure Bus (no I <sup>2</sup> C Devices)
232	UART	Universal Asynchronous Receiver Transmitter

## 3 References

### 3.1 Normative References

- 233 [MIP101] MIPI Alliance, Inc., “MIPI Alliance Manufacturer ID Page”, <http://mid.mipi.org>, July 24,  
234 2015.

### 3.2 Informative References

- 235 [NXP01] UM10204, *I<sup>2</sup>C Bus Specification and User Manual*, Rev. 6 – 4, NXP Corporation, April  
236 2014
- 237 [USB01] *Universal Serial Bus 3.1 Specification*, Revision 1.0,  
238 [http://www.usb.org/developers/docs/usb\\_31\\_072715.zip](http://www.usb.org/developers/docs/usb_31_072715.zip), Hewlett-Packard Company *et*  
239 *al.*, July 26, 2013

## 4 Technical Overview (Informative)

This Section generally describes the I3C Bus, the I3C interface, and I3C Master and Slave Devices.

I3C is a two-wire bidirectional serial Bus, optimized for multiple sensor Slave Devices and controlled by only one I3C Master Device at a time. I3C is backward compatible with many Legacy I<sup>2</sup>C Devices, but I3C Devices also support significantly higher speeds, new communication Modes, and new Device roles, including an ability to change Device Roles over time (i.e., the initial Master can cooperatively pass the Master role to another I3C Device on the Bus, if the second I3C Device supports that feature).

I3C includes:

- Support for many Legacy I<sup>2</sup>C Slave Devices and messages
- **I3C Single Data Rate (SDR) Mode:** New I3C enhanced version of the I<sup>2</sup>C protocol supporting private messages, and adding two kinds of standard built-in messages:
  - **Broadcast messages**, which are sent to all I3C Slaves on the Bus
  - **Direct messages**, which are addressed to specific Slaves
- **I3C High Data Rate (HDR) Modes:** Additional optional Modes that add significant functionality:
  - **Dual Data Rate (HDR-DDR) Mode:** Uses same signaling as SDR Mode (i.e. is not significantly different from the I<sup>2</sup>C protocol), but runs at about 2x the speed of SDR
  - **Ternary Symbol Legacy (HDR-TSL) Mode:** Higher data rates plus Ternary coding, for Buses with a mix of I2C and I3C Devices. Significantly different from the I<sup>2</sup>C protocol
  - **Ternary Symbol Pure-bus (HDR-TSP) Mode:** Higher data rates plus Ternary coding, for Buses with only I3C Devices. Significantly different from the I<sup>2</sup>C protocol

Readers interested in a detailed, low-level introduction to the operation of the I3C Bus for each of the defined I3C Modes are encouraged to study and compare the example waveforms shown in informative *Annex D*.

## 4.1 I3C Fundamental Principles

I3C supports several communication formats, all sharing a two-wire interface.


The two wires are designated SDA and SCL:

- SDA (Serial Data) is a bidirectional datapin
- SCL (Serial Clock) can be either a clock pin or a Bi-directional data pin while in certain HDR Modes

An I3C Bus supports the mixing of various Message types:

1. I<sup>2</sup>C-like SDR Messages, with SCL clock speeds up to 12.5MHz
2. Broadcast and Direct Common Command Code (CCC) Messages that allow the Master to communicate to all or one of the Slaves on the I3C Bus, respectively
3. HDR Mode Messages, which achieve higher data rates per equivalent clock cycle
4. I<sup>2</sup>C Messages to Legacy I<sup>2</sup>C Slaves
5. Slave-initiated START Request to the Master, for example to send an In-Band Interrupt or to request the Master role


An example traffic pattern on the I3C Bus is shown in *Figure 4*.



**Figure 4 Example of Data Traffic on the I3C Bus**

**Figure 5** illustrates how I3C communication is initiated:

- All I3C communication occurs within a Frame. The Frame begins with a START, followed by one or more transfers, and a STOP.
- For the HDR Modes:
  - First the dedicated Broadcast I3C Address (7'h7E) is issued to all Slaves on the I3C Bus.
  - Then one of the EnterHDR CCCs is issued, indicating that the Master is entering an HDR Mode. Each HDR Mode has its own EnterHDR CCC.
  - This is followed by one or more HDR transfers.
  - HDR Mode is ended by using the HDR Exit Pattern protocol.



**Figure 5 I3C Communication Flow**

290 I3C is based on a Frame encapsulation approach. A Frame includes a Data Payload. The transfer protocol  
291 for the Data Payload is either SDR or HDR. One example of HDR is the ternary number symbol system  
292 specified in **Section 5.2**. Frames are bordered by I<sup>2</sup>C-like Bus management.

293 The I3C Frame always includes at least the START, the Header, the Data, and the STOP.

294 The Header following a START allows for Bus Arbitration. The Master uses the Header to address Slave  
295 Device(s). Slave Devices(s) may use the Header Arbitration for multiple purposes: for In-Band Interrupt,  
296 for Hot-Join, and for Secondary Master functionality.

297 Common Command Codes (CCCs) are used to enter the High Data Rate (HDR) Modes. It is important to  
298 understand that I3C Bus activity for the HDR Message does not follow the Legacy I<sup>2</sup>C format. For  
299 example, the HDR-TSP payload is encoded using a ternary number symbol system where both the SDA  
300 line and the SCL line transfer data, with the clock embedded within the data transfer protocol.

301 I3C allows only one Master to have control of the I3C Bus at a time. Mechanisms for handoff of the Master  
302 role from one Device to another Device are provided.

## 4.2 I3C Master and Slave Devices

A given I3C Bus always has one Master and one or more Slaves. This Section generally describes I3C Master Devices and I3C Slave Devices.

A given I3C Device can be designed to function either solely as an I3C Master, solely as an I3C Slave, or with both I3C Master and I3C Slave capabilities.

An I3C Device with both I3C Master and I3C Slave capabilities cannot function as both Master and Slave at the same time, instead it must be configured either as an I3C Slave Device or as an I3C Master Device. Such an I3C Device can be initially configured (initialized) on an I3C Bus either as the Master of that I3C Bus, or as a Slave on that I3C Bus. However for that I3C Bus to function properly, only one of the multiple I3C Devices on the Bus can be initially configured (initialized) as an I3C Master Device. That I3C Device will have the ‘Main Master’ Device Role, and will be the first I3C Device on the Bus to serve as Current Master; all other I3C Devices and Legacy I<sup>2</sup>C Devices on the I3C Bus will be initially configured (initialized) as Slaves.

I3C introduces the concept of Current Master, defined as the I3C Master Device on the I3C Bus that is functioning as Master (i.e., the one that is controlling the Bus) at the present time. Only one I3C Device on an I3C Bus can serve as Current Master at a time. However after initial Bus configuration the Current Master function can be cooperatively passed from the Current Master to any other I3C Device on the Bus with I3C Master Device capability, using provided I3C commands (CCCs).

I3C defines several Master and Slave Device Roles (see **Table 2** and **Table 3**) to reflect the functional capabilities of a given I3C Master or Slave Device. A given I3C Device must support at least one Device Role, and can be designed to support multiple Device Roles. Every I3C Device exposes the Device Roles it supports via its Bus Characteristics Register (BCR, see **Section 5.1.1.2.1**).

**Table 2 Roles for I3C Compatible Devices**

Device Type	Device Role	Description
I3C Master <sup>1</sup>	I3C Main Master	Initially configures I3C Bus, has HDR support
	SDR-Only Main Master	Initially configures I3C Bus, no HDR support
	I3C Secondary Master	Can Master but currently functioning as Slave
	SDR-Only Secondary Master	Can Master but currently functioning as Slave, no HDR support
I3C Slave <sup>2</sup>	I3C Slave	Ordinary I3C Slave, no Master capability
	I <sup>2</sup> C Slave	No I3C Master or I3C Slave capabilities
<b>Note:</b> 1) Applies to Master-only Devices. In a Multi-Master context a Master Device may also implement functionality to join the Bus acting in a Slave role. 2) Applies to Slave-only Devices. In a Multi-Master context a Slave Device may also implement functionality to join the Bus acting in a Master role.		

#### 4.2.1 I3C Master Device


An I3C Bus requires there to be exactly one I3C Device at a time functioning as an I3C Master Device. In I3C terms, this I3C Master Device is the Current Master at that time. In typical applications, the Current Master is the I3C Device on the Bus that sends the majority of the I3C Commands (CCC), addressing either all Slaves (Broadcast CCCs) or specific individual Slaves (Directed CCCs). The Current Master is also the only Device on the I3C Bus allowed to send I<sup>2</sup>C Messages.

In addition to sending I3C Commands and I<sup>2</sup>C Messages, an I3C Master Device also:

- Generates the Bus clock when in SDR Mode and DDR Mode (there is no traditional clock in the Ternary Modes)
- Manages Pull-Up structures
- Manages the Dynamic Address Assignment procedure (including Hot-Join events) while acting as the Main Master
- Manages START Requests from I3C Slave Devices on the Bus along with Address Arbitration requests:
  - Generate In-Band Interrupts
  - For Hot-Join events
  - To become Current Master
- Supports I<sup>2</sup>C Legacy Slave Devices
- Supports I3C SDR Mode

In addition, an I3C Master Device can optionally support any combination of I3C's defined HDR Modes.

**Figure 6** is a block diagram of a typical generic I3C Master Device.



**Figure 6 I3C Master Device Block Diagram**



#### 4.2.1.1 I3C Master Device Roles

All I3C Master Devices support one of the two Main Master Device Roles, and may also support one of the two Secondary Master Device Roles.

##### Main Master Device Roles:

- **Main Master:** The I3C Master Device on the I3C Bus that initially configures the I3C Bus and serves as the first Current Master. Only one I3C Device on a given I3C Bus can take the Main Master role, i.e. the role cannot be passed on to any other I3C Device on the I3C Bus. Supports both SDR Mode and HDR Mode.
- **SDR-Only Main Master:** A Main Master that only supports I3C's SDR Mode , i.e. does not support any of the HDR Modes.

##### Secondary Master Device Roles:

- **I3C Secondary Master:** Any I3C Device on the I3C Bus, other than the Current Master, with I3C Master Capability. There can be multiple Secondary Masters on an I3C Bus at the same time. By definition, a Secondary Master functions as an I3C Slave Device until and unless it eventually becomes Current Master. Supports both SDR Mode and HDR Mode.
- **SDR-Only Secondary Master:** A Secondary Master that only supports I3C's SDR Mode, i.e. does not support any of the HDR Modes.

See also *Table 2* and *Table 3*.

##### Note:

*Current Master is not formally defined as an I3C Device Role, and is not exposed in the I3C Device's Bus Characteristics Register (BCR, see Section 5.1.1.2.1).*

#### 4.2.2 I3C Slave Device

An I3C Bus supports up to 11 I3C Slave Devices, though the maximum number of Devices will depend on trace length, capacitive load per Device, and the types of Devices (I<sup>2</sup>C vs. I3C) present on the Bus, because these factors affect clock frequency requirements.

An I3C Slave Device listens to I3C Bus for relevant I3C Commands (CCCs) sent by the Current Master, and responds accordingly. This includes all Broadcast Commands (CCC), and any Directed Commands (CCC) addressed specifically to that I3C Slave Device and supported by that I3C Slave Device.


In addition to responding to I3C Commands, an I3C Slave Device always supports I3C SDR Mode.

In addition, an I3C Slave Device can optionally:

- Request In-Band Interrupts
- Generate Hot-Join events
- Request to become Current Master, if the I3C Slave Device also has I3C Master Device capability
- Support any combination of I3C's defined HDRModes

While functioning as a Slave, an I3C Slave Device functions in one of the Slave Device Roles detailed in [Section 4.2.2.1](#).

*Figure 7* is a block diagram of a typical generic I3C Slave Device.



**Figure 7 I3C Slave Device Block Diagram**

#### 4.2.2.1 I3C Slave Device Roles

All I3C Slave Devices support one of the two I3C Slave Device Roles:

- **I3C Slave:** An ordinary I3C Slave Device without Master capability. Supports both SDR Mode and HDR Mode.
- **SDR-Only I3C Slave:** An I3C Slave without Master capability that only supports I3C's SDR Mode (i.e., does not support any of the HDR Modes).

**Note:**

*An additional Slave Device Role is defined for I<sup>2</sup>C Slave, however this is not relevant for an I3C Slave Device.*

See also *Table 2* and *Table 3*.

## 5 I3C Protocol

This Section specifies the communication protocols for all defined I3C Modes:

- **Single Data Rate (SDR) Mode:** See *Section 5.1*
- **High Data Rate (HDR) Modes:** See *Section 5.2*
  - **HDR Ternary Symbol Pure-bus (HDR-TSP) Mode**
  - **HDR Ternary Symbol Legacy-inclusive-bus (HDR-TSL) Mode**
  - **HDR Double Data Rate (HDR-DDR) Mode**

It is important to note that the I3C Bus is always initialized and configured in SDR Mode, never in any of the HDR Modes. (The procedure for entering an HDR Mode from SDR Mode is detailed in *Section 5.2*.)

As a result, most of the essential basic I3C protocol specifications are found in *Section 5.1*, including:

Subject	Section
Bus Configuration	5.1.1
Bus Communication	5.1.2
Bus Free Condition	5.1.3.2
Bus Idle Condition	5.1.3.4
Bus Initialization and Dynamic Address Assignment Mode	5.1.4
Hot-Join Mechanism	5.1.5
In-Band Interrupt	5.1.6
Secondary Master Functions	5.1.7
Timing Control	5.1.8
Common Command Codes (CCC)	5.1.9

### 5.1 Single Data Rate (SDR) Mode

This Section specifies the communication protocols for Single Data Rate (SDR) Mode.


SDR Mode is the default Mode of the I3C Bus, and is primarily used for private messaging from the Current Master Device to Slave Devices. SDR Mode is also used to enter other Modes, sub-Modes, and states (as described in *Section 5.1* and *Section 5.2*); and for built-in features such as Common Commands (CCCs), In-Band Interrupts, and transition from I<sup>2</sup>C to I3C by assignment of a Dynamic Address.

I3C SDR Mode is significantly similar to the I<sup>2</sup>C protocol *[NXP01]* in terms of procedures and conditions, and as a result I3C Devices and many Legacy I<sup>2</sup>C Slave Devices (but not I<sup>2</sup>C Master Devices) can coexist on the same I3C Bus. However SDR Mode also includes numerous new features not present in I<sup>2</sup>C. For the procedures and conditions that I3C shares with I<sup>2</sup>C, SDR Mode closely follows the definitions in the I<sup>2</sup>C Specification. I<sup>2</sup>C traffic from an I3C Master to an I<sup>2</sup>C Slave will be properly ignored by all I3C Slaves, because the I3C protocol is designed to allow I<sup>2</sup>C traffic. I3C traffic from an I3C Master to an I3C Slave will not be seen by most Legacy I<sup>2</sup>C Slave Devices, because the I<sup>2</sup>C Spike Filter is opaque to I3C's higher clock speed.

### 5.1.1 Bus Configuration

The I3C Bus can be configured as the link among several clients, in a flexible and efficient manner. At the system architecture level, eight roles are defined for I3C compatible Devices (see *Table 2*).

An example block diagram of I3C interconnections is shown in *Figure 8*. In this diagram the color blue indicates Devices with a Master role, the color pink indicates Devices with an I3C Slave role, and the color purple indicates Devices with an I<sup>2</sup>C Slave role. Note that I3C Secondary Master Devices are shaded from blue to pink, illustrating their ability to function in both Master and Slave roles (at different times).



**Figure 8 I3C Bus with I<sup>2</sup>C Devices and I3C Devices**

I3C compatible Devices may have diverse features, as appropriate for their function within the I3C Bus. Depending on the I3C Bus' system design, it may not be necessary for all features of a given Device to be enabled for any particular Bus instantiation. However, the enabled features of every I3C compatible Device shall be described in Characteristics Registers associated with the Device, as described in *Section 5.1.1.2*. The I3C Main Master shall obtain the Characteristics of any Legacy I<sup>2</sup>C Devices on the I3C Bus before power up (e.g. the fixed Address of each Legacy I<sup>2</sup>C Device present on the Bus).

At every start-up from a powered-down state, the Main Master shall assign a unique Dynamic Address to every Device on the Bus, including itself. The Dynamic Address assignment procedure is described in *Section 5.1.4*. Dynamic Addresses create a priority ranking of the Devices' In-Band Interrupts. Any Secondary Masters present on the I3C Bus shall be made aware of the Dynamic Address assignments and Characteristic Registers associated with each I3C compatible Device on the Bus via Common Command Codes as described in *Section 5.1.9*.

#### 5.1.1.1 I3C Device Characteristics

The configuration of an I3C Bus will depend upon the Characteristics of the I3C Devices intended to be active on that I3C Bus. Therefore, an active I3C Device playing a given Role in a given I3C Bus instantiation shall fulfill all responsibilities for that Role, as detailed in *Table 3*.

**Table 3 I3C Devices Roles vs Responsibilities**

Responsibilities / Features	Comments	Roles					
		Main Master	Secondary Master	SDR Only Main Master	SDR Only Secondary Master	Slave	SDR Only Slave
<b>Manages SDA Arbitration</b>	For Address Arbitration, In-Band Interrupt, Hot-Join, Dynamic Address, as appropriate	Y	Y	Y	Y	N	N
<b>Dynamic Address Assignment</b>	Master assigns Dynamic Address	Y	N	Y	N	N	N
<b>Hot-Join Dynamic Address Assignment</b>	Master capable of assignment Dynamic Address after Hot-join	Y	Optional	Y	Optional	N	N
<b>Self Dynamic Address Assignment</b>	Only Main Master can self-assign a Dynamic Address	Y	N	Y	N	N	N
<b>Static I2C Address<sup>1</sup></b>	–	N/A	Optional	N/A	Optional	Optional	Optional
<b>Memory for Slaves' Addresses and Characteristics</b>	Retaining registers	Y	Y	Y	Y	N	N
<b>HDR Slave capable</b>	Supports being accessed in at least one HDR Mode	Y	Y	N	N	Y	N
<b>HDR Master capable</b>	Supports Mastering in at least one HDR Mode	Y	Y	N	N	N/A	N/A
<b>HDR Exit Pattern Generation capable<sup>2</sup></b>	Able to generate the HDR Exit Pattern on the Bus for error recovery	Y	Y	Y	Y	N	N
<b>HDR Tolerant</b>	Recognizes HDR Exit Pattern	Y	Y	Y	Y	Y	Y
<b>Note:</b> 1) A Static Address may be used to more quickly assign a Dynamic Address. See <b>Section 5.1.4</b> . 2) All Slaves require an HDR Exit Pattern Detector, even Slaves that are not HDR capable							

The I3C protocol supports a subset of I<sup>2</sup>C Slave features. For example, an I3C Slave can have a Static Address but also support Dynamic Addressing. A Device shall not have a 50 ns filter enabled when used in an I3C Bus operating at full clock speed. These differences are summarized in **Table 4**. When used in an I3C system, I3C Slaves shall enable or disable appropriate I<sup>2</sup>C features as shown in **Table 4**.

**Table 4 I<sup>2</sup>C Features Allowed in I3C Slaves**

I <sup>2</sup> C Feature When Used on an I3C Bus	Required on I3C	Desirable on I3C	Not Used on I3C	Not Allowed on I3C	Note
Fm Speed	–	–	X	–	3
Fm+ Speed	X	–	–	–	–
HS Speed	–	–	X	–	3
UFm Speed	–	–	X	–	3
Static I <sup>2</sup> C Address	–	X	–	–	–
50ns Spike Filter	–	–	X	X (Shall disable)	3
Clock Stretch	–	–	–	X	–
20mA Open Drain Driver	–	–	X	–	1, 3
Matches I <sup>2</sup> C AC Timing	–	–	X	–	2, 3
I <sup>2</sup> C Extended Address (10 bit)	–	–	X	–	3
I3C Reserved Addresses	–	–	–	X	–
<b>Note:</b> 1) See <b>Table 71</b> and <b>Table 73</b> 2) I3C drive and timing requirements are different from I <sup>2</sup> C 3) If an I3C Slave has I <sup>2</sup> C features intended for use on an I <sup>2</sup> C Bus, then they will not be used on an I3C Bus. As stated in <b>Section 5.1.1.1</b> , once the Slave sees a 7'h7E, it will disable I <sup>2</sup> C features that are not used by I3C.					

Performance of an I3C Bus is heavily dependent upon any I<sup>2</sup>C-only Devices that may be connected to that Bus. Consequently, all I<sup>2</sup>C-only Devices permitted on any instantiation of an I3C Bus must be compliant with one of the categories detailed in **Table 5**. Furthermore (and as referenced in **Table 72**), no I<sup>2</sup>C or I3C Device present on an I3C Bus shall have a fixed I<sup>2</sup>C Address that matches any of the Addresses associated with Error Type S0 (see **Table 59**).

**Table 5 Legacy I<sup>2</sup>C-Only Slave Categories and Characteristics**

Index Specific	I <sup>2</sup> C-Only Devices Index 0	I <sup>2</sup> C-Only Devices Index 1	I <sup>2</sup> C-Only Devices Index 2
50ns IO Spike Filter <sup>1</sup>	Y	N	N
Max SCL clock frequency (f <sub>SCL</sub> ) tolerant <sup>2</sup>	N/A	Y	N
<b>Note:</b> 1) Allows tolerance of HDR Modes and SDR at SCL High periods of t <sub>DIG_H_MIXED</sub> or less 2) Allows compliance up to maximum SDR SCL clock frequency (f <sub>SCL</sub> )			

### 5.1.1.1 I3C Characteristics Registers

I3C Characteristics Registers describe and define an I3C compatible Device's capabilities and functions on the I3C Bus, as the Device services a given system. Devices without I3C Characteristics Registers shall not be connected to a common I3C Bus.

There are three Characteristics Register types:

- **Bus Characteristics Register** (BCR, see *Section 5.1.1.2.1*)
- **Device Characteristics Register** (DCR, see *Section 5.1.1.2.2*)
- **Legacy Virtual Register** (LVR, see *Section 5.1.1.2.3*)

Every I3C compatible Device shall have associated Characteristics Registers, depending on the Device type as described below:

- Every I3C compliant Device (as defined in *Table 3*) shall have one Bus Characteristics Register, and one Device Characteristics Register.
- Every Legacy I<sup>2</sup>C Device to be connected to an I3C Bus shall have one associated Legacy Virtual Register. Since these are Legacy Devices, it is understood that this register will exist virtually, for example as part of the Device's driver.



#### 5.1.1.1.1 Bus Characteristics Register (BCR)

Each I3C Device that is connected to the I3C Bus shall have an associated read-only Bus Characteristics Register (BCR). This read-only register describes the I3C compliant Device's role and capabilities for use in Dynamic Address assignment and Common Command Codes. The bits within the BCR shall conform to the Descriptions presented in in **Table 6**.

**Table 6 Bus Characteristics Register (BCR)**

BIT	Name	Description
BCR [7]	Device Role [1]	2'b00 – I3C Slave 2'b01 – I3C Master <sup>1</sup>
BCR [6]	Device Role [0]	2'b10 – Reserved for future definition by MIPI Sensor WG 2'b11 – Reserved for future definition by MIPI Sensor WG
BCR [5]	SDR Only / SDR and HDR Capable	0 – SDR only 1 – HDR Capable
BCR [4]	Bridge Identifier <sup>2</sup>	0 – Not a Bridge Device 1 – Is a Bridge Device
BCR [3]	Offline Capable <sup>3</sup>	0 – Device will always respond to I3C Bus commands 1 – Device will not always respond to I3C Bus commands
BCR [2]	IBI Payload	0 – No data byte follows the accepted IBI 1 – Mandatory one or more data bytes follow the accepted IBI. Data byte continuation is indicated by T-Bit, as described in <b>Section 5.1.2.3.3</b>
BCR [1]	IBI Request Capable	0 – Not Capable 1 – Capable
BCR [0]	Max Data Speed Limitation <sup>4</sup>	0 – No Limitation 1 – Limitation
<b>Note:</b> 1) For an I3C Device acting as I3C Main Master, the BCR Device Role bits will contain the value 2'b01. 2) Bridge Devices are required to comply with this MIPI Specification for I3C. 3) Offline Capable Devices retain the Dynamic Address, and are specified in <b>Section 2.2</b> . 4) Master shall use the GETMXDS CCC to interrogate the Slave for specific limitation.		

### 5.1.1.1.1 Device Characteristics Register (DCR)

Each I3C Device that is connected to the I3C Bus shall have an associated read-only Device Characteristics Register (DCR). This read-only register describes the I3C compliant Device type (e.g. accelerometer, gyroscope, etc.) for use in Dynamic Address assignment and Common Command Codes. The bits within the DCR shall conform to the Descriptions presented in *Table 7*.

**Table 7 I3C Device Characteristics Register (DCR)**

Bit	Name	Description
DCR [7]	Device ID [7]	255 available codes for describing the type of sensor, or Device.  Examples: Accelerometer, gyroscope, composite Devices.  Default value is 8'b0: Generic Device
DCR [6]	Device ID [6]	
DCR [5]	Device ID [5]	
DCR [4]	Device ID [4]	
DCR [3]	Device ID [3]	
DCR [2]	Device ID [2]	
DCR [1]	Device ID [1]	
DCR [0]	Device ID [0]	

### 5.1.1.1.1 Legacy Virtual Register (LVR)

Each Legacy I<sup>2</sup>C Device that can be connected to the I3C Bus shall have an associated read-only Legacy Virtual Register (LVR) describing the Device's significant features. Since these are Legacy I<sup>2</sup>C Devices, it is understood that this register will exist virtually, for example as part of the Device's driver. When Legacy I<sup>2</sup>C Devices are present on an I3C Bus, LVR data determines allowed Modes and maximum SCL clock frequency. The bits within the LVR shall conform to the descriptions in *Table 8*.

All LVRs shall be established by the higher-level entity controlling the I3C Bus, and transferred to the I3C Bus Main Master prior to Bus configuration. The LVR content for all I<sup>2</sup>C Devices is always known by the Main Master. The LVR information can be transferred to Secondary Masters by using the DEFSLVS CCC (see *Section 5.1.9.3.7*).

**Table 8 Legacy I<sup>2</sup>C Virtual Register (LVR)**

Bit	Name	Description
LVR [7]	Legacy I <sup>2</sup> C only [2] (Indexed in <i>Table 5</i> )	3'b000 – Index 0 3'b001 – Index 1 3'b010 – Index 2 3'b011 – Index 3 (Reserved) 3'b100 – Index 4 (Reserved) 3'b101 – Index 5 (Reserved) 3'b110 – Index 6 (Reserved) 3'b111 – Index 7 (Reserved)
LVR [6]	Legacy I <sup>2</sup> C only [1] (Indexed in <i>Table 5</i> )	
LVR [5]	Legacy I <sup>2</sup> C only [0] (Indexed in <i>Table 5</i> )	
LVR [4]	I <sup>2</sup> C Mode Indicator	
LVR [3]	MIPI Sensor WG Reserved	15 available codes for describing the Device capabilities and function on the sensors' system.
LVR [2]	MIPI Sensor WG Reserved	
LVR [1]	MIPI Sensor WG Reserved	
LVR [0]	MIPI Sensor WG Reserved	

### 5.1.1 Bus Communication

The primary protocol and Mode of I3C is SDR (Single Data Rate) Mode. The SDR protocol is based on the I<sup>2</sup>C standard protocol [NXP01], with a few notable variations:

- The I3C START and STOP (as shown in **Figure 66** and **Figure 69**, respectively) are identical to the I<sup>2</sup>C START and STOP in their signaling, but they may vary from I<sup>2</sup>C in their timing. Compare **Table 74** vs. **Table 73**.
- The I3C Address Header is identical to the I<sup>2</sup>C Address Header in bit form and in signaling, but it may vary from I<sup>2</sup>C in its timing. See **Section 5.1.2.2**, **Table 74**, and **Table 75**.
- The Data 9-bit Words use the same bit count as I<sup>2</sup>C, but differ in the ninth bit, as explained in **Section 5.1.2.3**.
- In I3C, the SCL line is only driven by the Master. Normally this drive is Push-Pull, but it can also be Open Drain.

Because the bit count is the same for Address Header and Data Word, the I3C Slave only needs to know whether a Message is an I3C Messages (vs. is an I<sup>2</sup>C Message) if the Message is addressed to that Slave (either directly or by Broadcast).

An I3C Message is defined as everything from the initial START (or Repeated START) to the next Repeated START or STOP.

An I3C Message is an SDR Message if:

- The Address in the Address Header is 7'h7E (the I3C Broadcast Address). All I3C Slaves shall match Address value 7'h7E. No I<sup>2</sup>C Slave will match Address 7'h7E, because that value is reserved and unused in I<sup>2</sup>C.
- The Address in the Address Header matches the Slave's Dynamic Address (as assigned by the I3C Master per **Section 5.1.4**). All I3C Slaves shall match their own Dynamic Address. (It is permitted to then NACK the Header if needed.)

All I3C Slaves shall ignore all Messages with Addresses other than 7'h7E or the I3C Master Assigned Address, and await either the Repeated START or the STOP. I3C Slaves shall not transmit on the Bus in response to a non-matching Address.

#### Note:

*Legacy I<sup>2</sup>C Slaves will ignore any Message not addressed to them, and will await the next START or STOP. Per **Section 5.1.2.4**, Legacy I<sup>2</sup>C Slaves may also not see some or all of I3C Messages and Modes due to the speed of SCL signaling.*




Figure 9 Address Header Comparison

### 5.1.1.1 Role of I3C Slave

The I3C Slave does not have to know whether it is on a Legacy I<sup>2</sup>C Bus or an I3C Bus. If it has a Legacy I<sup>2</sup>C Static Address, then it may participate using that Address up until (and if) it is assigned a Dynamic Address. Once assigned a Dynamic Address, unless asked to Reset, it shall only operate as an I3C Slave.

Before being assigned a Dynamic Address the I3C Slave shall operate as an I<sup>2</sup>C Device, with the following added features:

- The I3C Slave shall ACK the I3C Broadcast Address (7'h7E), if assessed only immediately after START condition.
- The I3C Slave shall process the CCCs ENTDA (see *Section 5.1.9.3.4*) and SETDASA (see *Section 5.1.9.3.10*), as appropriate.
- The I3C Slave shall ignore all S0 type errors (see *Table 59*).

The role of an I3C Slave shall be as follows:

1. Following a START or a Repeated START, at any speed conforming to *Section 6* of this Specification, the I3C Slave shall attempt to match the Address to the I3C Broadcast Address (7'h7E) or to its own Dynamic Address, once assigned. If a match is found, then the I3C Slave shall treat that Message as I3C SDR.
2. If the Message is addressed to the Slave's Dynamic Address, then the Slave may ACK or passively NACK the Address Header:
  - a. If the Slave ACKs the Address Header, then the Slave shall process the Message as I3C SDR, following all rules as outlined in this Section.
  - b. If the Slave NACKs the Address Header (does not drive the ACK bit Low), then the Slave may disregard any bits that follow, up until the next Repeated START or STOP.
3. If the Message is addressed to the I3C Broadcast Address (7'h7E), with a Write (RnW bit is 0), then the Slave shall process that Message at least through the first byte of data (if any data is present in the Message):
  - a. If there is a byte of data in a 7'h7E Broadcast Message, then the Message is a CCC (Common Command Code) Command, per *Section 5.1.9*.
  - b. The I3C Slave shall process all applicable Required CCC commands, per *Section 5.1.9.3*. A command may be either Always Required, or only Contextually Required, per *Table 9*.
  - c. If the CCC command changes the Mode of the I3C Bus, then the I3C Slave shall handle the new Mode in one of two ways.
 

**Either:**

    - i. If the new Mode is Dynamic Address Assignment Mode (see *Section 5.1.4*), and required for all I3C Slaves, then the Slave shall participate if it does not have a current Dynamic Address; otherwise, the Slave shall await the STOP that indicates exit from Dynamic Address Assignment Mode.

**Or:**

    - ii. If the new Mode is HDR (High Data Rate) Mode, then the Slave may either enter into HDR Mode if it supports that specific HDR (per *Section 5.2.2* and *Section 5.2.3*), or else enable its HDR Exit Pattern detector (per *Section 5.2.1* and *Section 5.2.1.3*) to await the exit from HDR Mode.
4. If the Message is not addressed to the I3C Broadcast Address (7'h7E) or to the Slave's Dynamic Address, then the I3C Slave shall await either a Repeated START or a STOP. The Slave may record/monitor the bits as they pass (if desired), but the only obligation is to wait for either a Repeated START or a STOP:
  - A Repeated START is defined by the SDA line changing from High to Low while the SCL line is High, per *Section 6*.

- A STOP is indicated by the SDA line changing from Low to High while the SCL line is High, per **Section 6**.

In both cases, I3C timing may or may not be the same as with I<sup>2</sup>C.

#### 5.1.1.2 I3C Address Header

The I3C Address Header follows either a START, or a Repeated START. The format is the same as I<sup>2</sup>C: 7 bits of Address, 1 bit of RnW, and 1 bit of ACK/NACK.

The Address Header following a START is an Arbitrable Address Header, as explained in **Section 5.1.2.2.1**. This means the START and at least the first Address bit and ACK/NACK are issued on SDA using Open Drain Bus drive, similar to I<sup>2</sup>C. However, some of the Arbitrable Address Header may be driven on SDA using Push-Pull and higher speed (see **Section 5.1.2.2.2**).

The Address Header following a Repeated START is always driven on SDA using Push-Pull, with the exception of the ACK/NACK (see **Section 5.1.2.2.4**).

Using the I3C Arbitrable Address Header, I3C Slaves may transmit any of three requests to the I3C Master:

1. An In-Band Interrupt, per **Section 5.1.6**. This is equivalent to toggling a wire to get the Master's attention. The In-Band Interrupt request shall be made using the Slave's Dynamic Address with a RnW bit of 1.
2. A Secondary Master request, per **Section 5.1.7**. An I3C Slave shall not make such a request unless it is marked as a Secondary Master in its BCR register, per **Section 5.1.1.2.1**. The Secondary Master request shall be made using the Slave's Dynamic Address with a RnW bit of 0.
3. A Hot-Join request, per **Section 5.1.5**. An I3C Slave shall only make such a request when becoming available after the I3C Bus is operational. The Hot-Join request shall be made using the special Hot-Join Address of 7'h02.

The I3C Slaves shall make these requests to the I3C Master in only two Bus conditions:

1. A START (but not a Repeated START) is issued on the Bus following a Bus Available Condition, per **Section 5.1.3**. The Slave may transmit its Dynamic Address or the Hot-Join Address (7'h02) following the START, by adhering to the I3C Address Arbitration rules per **Section 5.1.2.2.1**.
2. The Bus is in a Bus Available Condition, per **Section 5.1.3**, so the Slave may issue a START by pulling the SDA Low.
  - a. If the Slave pulls the SDA Low, then the Master shall pull SCL Low within a best-efforts period of time, where that time is not explicitly defined.
  - b. The Master shall also pull SDA Low (overlapping the Slave pulling it Low).
  - c. Once the Master has pulled the SCL Low, the Slave shall control the SDA line in Open Drain mode (i.e., either pull Low, or release High).
  - d. The Slave may then issue its Address in the normal way (condition 1 above).

### 5.1.1.2.1 I3C Address Arbitration

An Address Header following a START (but not a Repeated START) is subject to Arbitration, meaning both the Master and one or more Slaves may attempt to drive an Address onto the Bus, using SDA. Such Address Headers are defined as Arbitrable Address Headers.

The Arbitration model follows the common Open Drain approach. All Devices (whether Master or Slave) that are transmitting an Address shall then follow the same rule:

1. If the current bit to transmit is a 0, then the Device shall drive SDA Low after the falling edge of SCL and hold Low until the next falling edge of SCL.

**Note:**

*Other Devices may also be driving SDA Low, but that is acceptable.*

2. If the current bit to transmit is a 1, then the Device shall not drive SDA, but rather shall High-Z SDA on the falling edge of SCL.
  - a. Additionally, the Device shall monitor the SDA on the rising edge of SCL to determine whether another Device has driven SDA Low.
  - b. If another Device has driven the SDA Low, then the Device has “lost” the Arbitration and shall not further participate in this Address Header. That is, the Device shall not transmit any more bits, but may wait for a future START Condition (but not a Repeated START Condition).

### 5.1.1.2.2 I3C Address Arbitration Optimization

I3C Address Arbitration may optionally be optimized, as detailed in this Section.


As previously described in **Section 5.1.2.2**, an I3C Master Device assigns 7-bit Dynamic Addresses with values in the range 7'h03 to 7'h7B. However because the I3C Master treats the entire 9-bit Arbitrable Address Header as Open Drain, it has no way to detect whether a Slave Device might be transmitting its own Address during some (or all) of the Address Header.

Note that for I3C Secondary Masters and I3C In-Band Interrupt Slaves, the I3C Master is free to restrict assigned Dynamic Addresses to the lower half of the available range (7'h03 to 7'h3F), thus leaving the value of Address bit A6 (the first Address bit after the START) as value 0 in all assigned Dynamic Addresses.

Having restricted Dynamic Addresses in this manner, the I3C Master may then optionally optimize the Arbitrable Address Header as follows:

- If the I3C Master is transmitting a 1 value (i.e. High-Z on SDA), as it would when transmitting 7'h7E, then it can monitor SDA on the rising edge of SCL. If SDA has the value 1 (i.e. if SDA is not being driven by any Slave), then the I3C Master may optionally transmit the remainder of the Address Header (up until the ACK/NACK) in Push-Pull mode. See **Figure 10**, upper waveform.
- If the I3C Master is transmitting a 0 value (i.e. is driving SDA Low), or if SDA was driven Low by a Slave, then the I3C Master shall transmit the remainder of the Address Header using Open Drain.
- If the I3C Master intends to transmit solely to other I3C Devices (i.e. not to any I<sup>2</sup>C Devices), then it may optionally maintain the SCL pulse width below 50ns, with the result that any I<sup>2</sup>C Devices present on the Bus will see only a 0 value. This shorter pulse width produces a higher data rate, because for Open Drain Arbitration only the Low time is extended. See **Figure 10**, middle waveform.
- If the I3C Master intends to transmit to any I<sup>2</sup>C Devices, then it must use the slower I<sup>2</sup>C timing. See **Figure 10**, lower waveform.

637 The upper waveform of **Figure 10** illustrates this optimization. When the I3C Master sees a value of 1 for  
638 Address bit A6, but previously made sure that all Dynamic Addresses assigned to I3C In-Band Interrupt  
639 Slaves have a 0 in bit A6, then the I3C Master knows that the line was not being driven by any such Slave.



**Figure 10 Address Arbitration During Header**

### 5.1.1.2.3 Consequence of Master Starting a Frame with an I3C Slave Address

642 The I3C Master normally should start a Frame with 7'h7E (for all I3C Messages) or an I<sup>2</sup>C Static Address  
643 (when sending only to a Legacy I<sup>2</sup>C Slave).

644 In both cases the Address may be arbitrated, and so the Master shall monitor to see whether an IBI,  
645 Mastership request (Slave requests to become the Master), or Hot-Join request has been made.

- 646 • If not, then the Master may proceed normally.
- 647 • If so, then the Master may ACK or NACK that request and then proceed accordingly.

648 If the Master chooses to start an I3C Message with an I3C Dynamic Address, then special provisions shall  
649 be made because that same I3C Slave may be initiating an IBI or Mastership request. So, one of three  
650 things may happen:

- 651 1. The Addresses match, but the difference is caught on the RnW bit, and the Master was Writing  
652 (RnW=0); so the Master wins (IBI with RnW=1 loses), and proceeds normally.
- 653 2. The Addresses match, but the difference is caught on the RnW bit, and the Master was Reading  
654 (RnW=1); so the Master loses, and must ACK or NACK the Mastership request (RnW=0).
- 655 3. The Addresses match as do the RnW and so neither Master nor Slave shall ACK since both are  
656 expecting the other side to.
  - 657 a. This is a problem since the Master cannot tell whether the NACK was due to this condition,  
658 or simply because the Slave may have chosen to NACK it.
  - 659 b. The Master shall transmit the Slave Address again after a Repeated START (the next one or  
660 any one prior to a STOP in the Frame). This allows it to determine which condition occurred  
661 and to avoid a deadlock.



#### 5.1.1.2.4 Address Header Following a Repeated START is Push-Pull

662 The Address transmitted by the I3C Master following a Repeated START shall not be arbitrated. That is, no  
663 I3C Slave shall attempt to transmit its own Dynamic Address nor the Hot-Join Address following a  
664 Repeated START.

665 As a result, the Address Header (i.e., the 7 bits of Address plus the RnW bit) shall be transmitted on SDA  
666 using Push-Pull mode when the Message is not to a Legacy I<sup>2</sup>C Slave. The ACK/NACK bit that follows the  
667 RnW bit is always Open Drain to allow the Slave to ACK or passively NACK its Address.

#### 5.1.1.2.5 I3C Slave Address Restrictions

668 The I3C Slave Address space is dependent on decisions by the Master. That is, the Master may choose the  
669 Dynamic Addresses from a set of values, observing optional and non-optional restrictions as follows. These  
670 restrictions are also illustrated in *Table 9*.

- 671 • The I3C Master shall not use any of 7'h00, 7'h01, 7'h02, 7'h7E, 7'h7F. All are reserved for I3C.
- 672 • The I3C Master shall not use any of 7'h3E, 7'h5E, 7'h6E, 7'h76, 7'h7A, 7'h7C, 7'h7F. All are  
673 prohibited for detecting an error in the Broadcast Address (7'h7E).
- 674 • The I3C Master may choose to not use 7'h03, marked in I<sup>2</sup>C as reserved.
- 675 • The I3C Master shall not use 7'h04, 7'h05, 7'h06, 7'h07 if any Legacy I<sup>2</sup>C Devices are present on  
676 the Bus that support I<sup>2</sup>C “High-Speed Mode”.
- 677 • The I3C Master shall not use 7'h7C or 7'h7D if any Legacy I<sup>2</sup>C Devices are present on the Bus  
678 that support I<sup>2</sup>C Device ID Mode.
- 679 • The I3C Master shall not use 7'h78, 7'h79, 7'h7A, 7'h7B if any Legacy I<sup>2</sup>C Devices are present on  
680 the Bus that support I<sup>2</sup>C Extended Address Mode and have an Extended Address or would be  
681 impacted by the Extended Address mechanism.



682

**Table 9 I3C Slave Address Restrictions**

Slave Dynamic Address		Restriction	Description
Binary	Hex		
000 0000	7'h00	Shall not use	I3C Reserved
000 0001	7'h01	Shall not use	I3C Reserved: For use with SETDASA CCC in special Point-to-Point Communication. See <b>Section 5.1.9.3.10</b> .
000 0010	7'h02	Shall not use	I3C Reserved: Hot-Join Address
000 0011	7'h03	Optional	Marked 'Reserved' by I <sup>2</sup> C
000 0100	7'h04	Conditional	Available for use only if no Legacy I <sup>2</sup> C Devices supporting I <sup>2</sup> C "High-Speed Mode" are present on the Bus
000 0101	7'h05		
000 0011	7'h06		
000 0011	7'h07		
000 1000 011 1101	7'h08 – 7'h3D	Available for use	54 Addresses
011 1110	7'h3E	Shall not use	I3C Reserved: Broadcast Address single bit error detect
011 1111 101 1101	7'h3F – 7'h5D	Available for use	31 Addresses
101 1110	7'h5E	Shall not use	I3C Reserved: Broadcast Address single bit error detect
101 1111 110 1101	7'h5F – 7'h6D	Available for use	15 Addresses
110 1110	7'h6E	Shall not use	I3C Reserved: Broadcast Address single bit error detect
110 1111 111 0101	7'h6F – 7'h75	Available for use	7 Addresses
111 0110	7'h76	Shall not use	I3C Reserved: Broadcast Address single bit error detect
111 0111	7'h77	Available for use	1 Address
111 1000	7'h78	Conditional	Available for use only if no Legacy I <sup>2</sup> C Devices are present on the Bus that both a) support I <sup>2</sup> C "Extended Address Mode", and b) either have an Extended Address, or would be impacted by the Extended Address mechanism
111 1001	7'h79		
111 1010	7'h7A	Shall not use	I3C Reserved: Broadcast Address single bit error detect
111 1011	7'h7B	Conditional	Available for use only if no Legacy I <sup>2</sup> C Devices are present on the Bus that both a) support I <sup>2</sup> C "Extended Address Mode", and b) either have an Extended Address, or would be impacted by the Extended Address mechanism
111 1100	7'h7C	Shall not use	I3C Reserved: Broadcast Address single bit error detect (Also not available for use if any Legacy I <sup>2</sup> C Devices supporting I <sup>2</sup> C "Device ID Mode" are present on the Bus.)
111 1101	7'h7D	Conditional	Available for use only if no Legacy I <sup>2</sup> C Devices supporting I <sup>2</sup> C "Device ID Mode" are on the Bus
111 1110	7'h7E	Shall not use	I3C Reserved: Broadcast Address
111 1111	7'h7F	Shall not use	I3C Reserved: Broadcast Address single bit error detect

### 5.1.1.3 I3C SDR Data Words

In I3C SDR, the Data Words match I<sup>2</sup>C only in the sense that they are both 9 bits long. I3C SDR Data Words differ from I<sup>2</sup>C in three ways, as detailed in *Sub-Sections 5.1.2.3.1, 5.1.2.3.2, and 5.1.2.3.3*.

In summary:

1. **Handoff from Address ACK to SDR Master Write Data:** When performing an SDR Write, the handoff from the Slave's Address Header ACK to the Master's first Data bit is different in I3C. I<sup>2</sup>C is Open Drain, so overlap from the ACK Low into the first bit is harmless. By contrast, I3C is Push-Pull and so this handoff is specified (see *Section 5.1.2.3.1*).
2. **Ninth Bit of SDR Master Written Data as Parity:** In I<sup>2</sup>C, the ninth Data bit written by the Master is an ACK by the Slave. By contrast, in I3C the ninth Data bit written by the Master is the Parity of the preceding eight Data bits. Therefore, in I3C the Slave shall not drive the SDA line for Data written by the Master in SDR. In SDR terms, the ninth bit of Write data is referred to as the T-Bit (for 'Transition') (see *Section 5.1.2.3.2*).
3. **Ninth Bit of SDR Slave Returned (Read) Data as End-of-Data:** In I<sup>2</sup>C, the ninth Data bit from Slave to Master is an ACK by the Master. By contrast, in I3C this bit allows the Slave to end a Read, and allows the Master to Abort a Read. In SDR terms, the ninth bit of Read data is referred to as the T-Bit (for 'Transition') (see *Section 5.1.2.3.3*).

#### 5.1.2.3.1 Transition from Address ACK to SDR Master Write Data

The end of any Address Header (whether Arbitrated or not) is an ACK or NACK by the one or more addressed Slaves, using Open Drain on SDA:

- If 7'h7E, then it is the ACK of all I3C Slaves on the Bus.
- If a single Slave Address, then it is the ACK (or NACK) of the addressed Slave, or a NACK if no such Slave is on the Bus.

When the Address Header results in an ACK, and the Message is SDR Write from Master, the SDA line has to be turned from Open Drain to Push-Pull for the first data bit. To do that safely, I3C SDR specifies how the handoff is to occur. This is summarized below and shown in *Figure 61*.

1. The I3C Slave shall hold the SDA line Low during the ACK (while SCL is Low).
  - This is an Open Drain SCL Low period.
2. After the I3C Slave sees the rising edge of SCL, it releases the SDA line to High-Z.
  - The I3C Slave shall release the SDA line using normal (Push-Pull) timing (release the SDA line as soon as it sees SCL rising).
3. After the rising edge of SCL, the I3C Master shall drive the SDA line Low.
  - As a result, both Master and Slave will be driving the SDA line Low for a short overlap (which is safe).
  - The SCL High period may be as short as the minimal t<sub>DIG\_H</sub>, per *Section 6.2*.
4. On the falling edge of SCL the I3C Master shall begin driving data on the SDA line, using Push-Pull drive as shown in *Figure 61*.

When the Address Header results in a NACK, the Master may choose to either:

1. Continue the transaction, by generating a Repeated START
- or
2. Relinquish the Bus, by generating a STOP as shown in *Figure 62*.

### 5.1.2.3.2 Ninth Bit of SDR Master Written Data as Parity

The ninth data bit of each SDR Data Word written by the I3C Master (also referred to as the T-Bit) is a Parity bit, calculated using odd parity. Parity can help in detecting noise-caused errors on the line. The value of this Parity bit shall be the XOR of the 8 Data bits with 1, i.e.:  $\text{XOR}(\text{Data}[7:0], 1)$ .

#### Examples:

- If all eight data bits are 1's (0xFF), then the Parity bit value will be 1.
- If all eight data bits are 0's (0x00), then the Parity bit value will be 1.
- If an odd number of bits in the Data Word are 1's (e.g. 0xFE or 0x01), then the Parity bit value will be 0.

T (Parity) bit writes shall always be kept valid through the SCL High period. In the case of a T-Bit representing the last data byte, the write is therefore kept valid through the SCL High period, and the next SCL Low can then be used to either change the SDA, or not change the SDA, in preparation for the Repeated START or STOP that follows.

### 5.1.2.3.3 Ninth Bit of SDR Slave Returned (Read) Data as End-of-Data

In I<sup>2</sup>C, Read from Slave has the issue that only the Master ends the Read, so the Slave has no ability to control the amount of data it returns. In I3C SDR, by contrast, the Slave controls the number of data Words it returns; but it also allows the I3C Master to abort the Read prematurely when necessary.

This mechanism is controlled purely by the ninth (T) Data bit of each SDR Data Word returned by the I3C Slave. The ninth bit is returned by the Slave in one of three ways, as explained below.

- The I3C Slave returns the ninth bit as 0 (SDA Low) to end the Message:
  - The Slave shall set SDA Low on the falling edge of SCL.
  - On the following rising edge of SCL, the Slave shall set SDA to High-Z.
  - The I3C Master shall drive SDA Low on the rising edge of SCL, thereby overlapping with the Slave.
  - The I3C Master then shall issue either a STOP as shown in **Figure 69**, or a Repeated START as shown in **Figure 70** (on the next clock, or one after, per the normal I<sup>2</sup>C procedure for setting up SDA to issue a Repeated START).
- The I3C Slave returns the ninth bit as 1 (SDA High) to continue the Message (and permit the Master to abort the Message):
  - The Slave shall set SDA High on the falling edge of SCL.
  - On the following rising edge of SCL, the Slave shall set SDA to High-Z, thereby Parking the Bus for the SCL High period:
    - If the I3C Master is able to continue the reply from the Slave, then it shall do nothing. The weak Pull-Up resistor on SDA will keep SDA High during the SCL High period, as shown in **Figure 71**.
    - If the I3C Master wants to abort the Message, then it shall drive SDA Low after the rising edge of SCL, thereby terminating the Message with a Repeated START. The I3C Master then takes control starting with the falling edge of SCL. The Master shall ensure enough delay after SCL rising before driving SDA Low to ensure no contention. In order to achieve this delay, the Master might have to extend the SCL High period. Since the transition of SDA Low when SCL is High is a Repeated START, the Master may begin a new Address (see **Figure 73**), or it may issue a STOP in the next cycle (see **Figure 72**). However in a Mixed Bus the Master should extend the SCL Low period, in order to ensure that any Spike Filters for Legacy I<sup>2</sup>C Devices properly reset.

- The Slave shall monitor the SDA on the falling edge of SCL:
  - If SDA is High, then the Slave shall continue with the next data value.
  - If SDA is Low (i.e., if there has been a Repeated START), then the Message has been aborted, and the Slave shall not drive SDA after that.

#### 5.1.1.4 Use of Clock Speed to Prevent Legacy I<sup>2</sup>C Devices From Seeing I3C Traffic

In a system, there are three possible I3C Bus Configurations:

1. **Pure Bus:** Only I3C Devices are present on the Bus.
2. **Mixed Fast Bus:** Both I3C Devices and Legacy I<sup>2</sup>C Devices are present on the Bus, such that the Legacy I<sup>2</sup>C Devices are restricted to ones that are generally permissible (i.e., Slave-only, and no Slave clock stretching), and that have a true I<sup>2</sup>C 50 ns Spike Filter on SCL. (I.e., I<sup>2</sup>C Devices that do not “see” the SCL line as High when the High duration is less than 50 ns, across all temperatures and processes.)
3. **Mixed Slow/Limited Bus:** Both I3C Devices and Legacy I<sup>2</sup>C Devices are present on the Bus, such that the Legacy I<sup>2</sup>C Devices are restricted to ones that are generally permissible (i.e., Slave-only, and no Slave clock stretching), but that do not have a true I<sup>2</sup>C 50 ns Spike Filter on SCL.

The Bus designer’s choice of Bus Configuration affects what speed options are available for I3C SDR, as well as what HDR Modes are possible at various clock speeds. **Table 10** shows the possible options for each Bus Configuration.

**Table 10 Available Options for Bus Operating Parameters, Per I3C Bus Configuration**

Bus Operating Parameter	Available Options Per Bus Configuration		
	Pure Bus	Mixed Fast Bus	Mixed Slow and Limited Bus
<b>SDR Mode Speed</b>	f <sub>SCL</sub> (Min) to f <sub>SCL</sub> (Max)	I <sup>2</sup> C messages: Fm or Fm+, I3C messages: SCL High from t <sub>DIG_H_MIXED</sub> (Min) to t <sub>DIG_H_MIXED</sub> (Max) with SCL low up to t <sub>DIG_L</sub> (Max) (see <b>Section 5.1.2.4.1</b> )	Fm or Fm+ only <sup>1</sup>
<b>HDR-DDR Mode</b>	f <sub>SCL</sub> (Min) to f <sub>SCL</sub> (Max)	SCL High from t <sub>DIG_H_MIXED</sub> (Min) to t <sub>DIG_H_MIXED</sub> (Max) (see <b>Section 5.1.2.4.1</b> )	No
<b>HDR-TSP Mode</b>	f <sub>SCL</sub> (Min) to f <sub>SCL</sub> (Max)	Not allowed	No
<b>HDR-TSL Mode</b>	f <sub>SCL</sub> (Min) to f <sub>SCL</sub> (Max) (but not needed)	When SCL High, t <sub>DIG_H_MIXED</sub> (Min) to t <sub>DIG_H_MIXED</sub> (Max)	No
<b>Note:</b> 1) May be faster if all Legacy I2C Devices are index 1, per <b>Table 5</b>			

##### 5.1.1.4.1 Use of Duty Cycle to Achieve Lower Effective Speed in a Mixed Fast Bus

A pure I3C Bus may simply change the clock speed to any frequency in the allowed speed range, as outlined in **Section 6**. By contrast, a Mixed Fast Bus wanting to clock faster than the slowest Legacy I<sup>2</sup>C Device needs to take advantage of the Spike Filter, i.e., shall ensure that the SCL High period is shorter than the Spike Filter, in order to prevent the Legacy I<sup>2</sup>C Devices from seeing the SCL High period (see t<sub>DIG\_H\_MIXED</sub> in **Table 75**). As a result, the Legacy I<sup>2</sup>C Device ‘sees’ the SCL as staying Low the whole period.

However, a Mixed Fast Bus I3C Master can change the effective Bus frequency by varying the duty-cycle of SCL. This allows running the data rate slower, for example to accommodate Slaves which need a lower

rate as defined by GETMXDS CCC (see **Section 5.1.9.3.18**). It may also be necessary to accommodate Legacy I<sup>2</sup>C Devices with Spike Filters that need a longer Low period in order to function properly.

In this model the SCL High period shall never exceed  $t_{DIG\_H\_MIXED}$ , thus staying below the 50ns required by the I<sup>2</sup>C Spike Filter; however, the Low period is free to be any length permitted by I3C's allowed clock frequency range. For example, depending on the clock generation capability of the I3C Master, the SCL Low period may be a multiple of the High period, or it may be any multiple of some higher frequency clock capable of providing a High period less than or equal to  $t_{DIG\_H\_MIXED}$ , but greater than the minimum SCL High period as defined in **Table 73**.

**Example 1:** An SCL High period of 40ns, plus a Low period of 280ns, yields a total clock period of 320ns which corresponds to a frequency of 3.125MHz.

**Example 2:** In order to ensure that the Legacy I<sup>2</sup>C Device Spike Filters continue tracking SCL as Low, an SCL High period of 40ns could be used with a Low period of 80ns, yielding a total clock period of 120ns which corresponds to a frequency of 8.3MHz.

Such adjustment of the clock Duty Cycle brings three benefits:

- It remains hidden from Legacy I2C Devices, while still significantly increasing the SDR and HDR-DDR data rate.
- It ensures a longer Low period, so that Legacy I<sup>2</sup>C Device Spike Filters continue to track SCL as Low.
- It is easy for a Master to generate, and has no impact on I3C Slaves (which just react to clock edges).

This model works because all I3C Slaves must be able to accommodate 12.5MHz as a clock rate, so the shorter High period will not impact them.

Note that this Duty Cycle technique does not resolve issues of long Buses with high line capacitance. This is because the short High period may be insufficient for SDA propagation, even if the Low period is long enough.

#### 5.1.1.5 Master Clock Stalling

In SDR Mode the I3C Master may Stall the I3C Bus during the SCL Low period, but only under the specific, transitory conditions described in this Section.

Stalling may be necessary for either of two reasons:

1. The absolute or relative timing of a Message to a specific Slave, or to all Slaves, needs to be carefully controlled. Clock Stalling provides the Master with fine-grained data timing control.
2. The I3C Master needs to internally synchronize data. This may be due to parts of the Master's system waking up in response to data, to changing state, or to otherwise needing time during a transaction.

Note that Stalling impacts Bus performance. For example, it will reduce the Bus capacity and increase the latency of any Devices issuing In-Band Interrupts.

To Stall the Bus, the I3C Master shall hold SCL Low while the Bus is in one of the four following conditions, each of which is detailed below:

1. I3C/I<sup>2</sup>C Transfer, ACK/NACK Phase
2. Write Data Transfer, Parity Bit
3. I3C Read Transfer, Transition Bit
4. Dynamic Address Assignment, First Bit of Assigned Address

The maximum Stall time (SCL Low period) shall be 15 ms; note, this is an absolute maximum. The Master should use the shortest Stall duration possible given current circumstances, as per *Table 11*.

**Table 11 Master Clock Stall Times**

Condition	Section	Maximum Stall Time
I3C/I <sup>2</sup> C Transfer, ACK/NACK Phase	<b>5.1.2.5.1</b>	100 $\mu$ s
Write Data Transfer, Parity Bit	<b>5.1.2.5.2</b>	100 $\mu$ s
I3C Read Transfer, Transition Bit	<b>5.1.2.5.3</b>	100 $\mu$ s
Dynamic Address Assignment, First Bit of Assigned Address	<b>5.1.2.5.4</b>	15 ms


In all cases, after Stalling the SCL Low period, the continuation of the clock (i.e., the first SCL rising edge after the extended Low period) shall follow the normal rules for I3C SDR (for I3C SDR Messages), or for I<sup>2</sup>C (for I<sup>2</sup>C Messages) including rise time, change in SDA (if any) before SCL rise, next bit, etc. For example, the I3C Master might choose to terminate the Frame after this Stalled bit with a STOP; but in this case the Master is required to observe the requirements for STOP timing, as appropriate.

It is recommended to use Master Clock Stalling only when necessary and unavoidable. In all other circumstances the Master should avoid Master Clock Stalling because of its negative impacts on Bus performance. In order to help guide system designers, Data Sheets for I3C Master Devices should include appropriately detailed SCL Stalling parameters.

#### 5.1.1.5.1 I3C/I<sup>2</sup>C Transfer, ACK/NACK Phase

Master Clock Stalling during the ACK/NACK phase of the I3C/I<sup>2</sup>C transfer (see *Figure 11*) indicates one of the following:


- The Master can allow the I3C/I<sup>2</sup>C Slave to prepare to receive data (for write transfers) or transmit data (for read transfers)
- The Master can Stall SCL during write or read transfers to Legacy I<sup>2</sup>C Slaves in case of underrun and overflow situations
- The Master can Stall the clock during the ACK/NACK phase of the incoming In-Band Interrupt (Slave Interrupt Request or Mastership Request), to decide whether to ACK or NACK depending upon the incoming In-Band Interrupt
- The Master can allow the Slave to respond with data for the directed GET CCC commands if the Slave is not ready with the CCC data to be returned



**Figure 11 Master Clock Stalling in ACK Phase**

#### 5.1.1.5.2 Write Data Transfer, Parity Bit


The Master can Stall SCL between data bytes of an I3C Write Data transfer, by Stalling the clock during the Low period of the Parity Bit, in case of underrun situations. See **Figure 12**.



**Figure 12 Master Clock Stalling in Write Parity Bit**

#### 5.1.1.5.3 I3C Read Transfer, Transition Bit

The Master can Stall SCL between data bytes of an I3C Read Data transfer, or before terminating, by stalling the clock during the Low period of the Transition Bit, in case of overflow situations. See **Figure 13** through **Figure 17**.



**Figure 13 Master Clock Stalling in T-Bit Before Next Read Data**




Figure 14 Master Clock Stalling in T-Bit Before STOP




Figure 15 Master Clock Stalling in Low T-Bit Before Repeated Start






Figure 16 Master Clock Stalling in High T-Bit Before Repeated START




Figure 17 Master Clock Stalling in High T-Bit Before Repeated START and STOP

#### 5.1.1.5.4 Dynamic Address Assignment, First Bit of Assigned Address

873 The Master can stall SCL during the Low period of the first bit of the Assigned Address phase of the Enter  
 874 Dynamic Address Assignment CCC command (ENTDAA, see **Section 5.1.9.3.4**), for example to gain time  
 875 to assign the Dynamic Address to the Device based on the Slave's Bus Characteristics Register BCR (see  
 876 **Section 5.1.1.2.1**) and Device Characteristics Register DCR (see **Section 5.1.1.2.2**) bytes. See **Figure 18**.




Figure 18 Master Clock Stalling in Dynamic Address First Bit

### 5.1.3 Bus Conditions

This Specification defines Open Drain Pull-Up and High-Keeper, as well as three distinct conditions in which the I3C Bus shall be considered inactive: Bus Free, Bus Available, and Bus Idle.

#### 5.1.3.1 Open Drain Pull-Up and High-Keeper

I3C Master Devices shall provide an active Open Drain class Pull-Up, to be engaged whenever the Bus is in Open Drain mode (with exceptions, detailed below, where a weak Pull-Up may be used).

This active Pull-Up shall be implemented either:

1. As a passive resistance from  $V_{DD}$ , or
2. As a passive resistance from a current source, or
3. In any other method that both:
  - a. Balances its current sourcing in order to ensure that SDA rises within  $t_{rDA}$  (see **Table 73**), and
  - b. Is not so strong as to prevent a Slave with the minimum  $I_{OL}$  driver (see **Table 71**) from driving SDA Low within  $t_{rDA}$  (see **Table 74**).

In addition to the active Open Drain class Pull-Up, a High-Keeper is also required on the Bus. A High-Keeper is generally used for a Master-to-Slave or Slave-to-Master handoff, and for optional termination uses where the Master can signal a termination by driving SDA Low while parked High.

The High-Keeper on the Bus shall be strong enough to prevent system leakage (i.e., the sum of the leakage of all Devices on the Bus) from pulling SDA, and sometimes SCL, Low. The High-Keeper on the Bus shall also be weak enough that a Slave with the minimum  $I_{OL}$  driver (see **Table 71**) is able to pull SDA, SCL, or both Low within the Minimum  $t_{DIG\_L}$  period.

The Master may provide the High-Keeper on the Bus. If the Master does so, then the Master shall also provide a way to disable its High-Keeper. Reasons to disable a Master-provided High-Keeper might include that the High-Keeper is not strong enough for the present system leakage, or other reasons.

A Master-provided High-Keeper may optionally be implemented using a single, common Pull-Up Device capable of supporting both the active Open Drain class Pull-Up function and the weak High-Keeper class Pull-Up function.

Whether implemented as a single combined Pull-Up, or as two separate Pull-Ups, the Master should switch SCL and SDA, each independently, between three Pull-Up states as needed, based on Bus state:

1. No Pull-Up (High-Z)
2. High-Keeper Pull-Up
3. Open Drain Pull-Up

The Bus shall have High-Keepers on SDA and SCL. When adequate High-Keepers cannot be provided by the Master, then the system designer is required to handle this externally. Reasons why the Master would be unable to provide adequate High-Keepers might include that the Master does not support High-Keepers, that the Master-provided High-Keepers are not strong enough for present needs, or that the Bus is too long to use the Master-provided High-Keepers.

The system High-Keepers on SCL and SDA may be implemented as one or more passive resistors tied to  $V_{DD}$ , or they may be active Bus-Keeper Devices that turn off when the respective line is pulled below some threshold. The system High-Keepers on SCL and SDA shall be sized so as to balance between system leakage and the requirement that I3C Devices be able to pull the corresponding line Low within the  $t_{DIG\_L}$  period.

**Note:**

*The Master may choose to not use the Open Drain class Pull-Up in cases of Open Drain mode where the SDA happens to be already High (i.e., is coming into the SCL Falling edge). In that case, the Master may choose to rely solely upon the High-Keeper, in order to use less power if and when a Slave drives SDA Low.*

### 5.1.3.2 Bus Free Condition

The Bus Free Condition is defined as a period occurring after a STOP and before a START, and with the following duration:

- **For Pure Bus:** A duration of at least  $t_{CAS}$  (see *Table 74*)
- **For Mixed Bus** (i.e., at least one Legacy I2C is present on the I3C Bus): A duration of at least  $t_{BUF}$  (see *Table 73*)

### 5.1.3.3 Bus Available Condition

The Bus Available Condition is defined as a period during which the Bus Free Condition is sustained continuously for a duration of at least  $t_{AVAIL}$  (see *Table 74*). A Slave may only issue a START Request (e.g., for an In-Band Interrupt, or for a Master Handoff Request) after a Bus Available Condition.

### 5.1.3.4 Bus Idle Condition

The I3C Bus Idle Condition is defined in order to help ensure Bus stability during Hot-Join events. The Bus Idle Condition is defined as a period during which the Bus Available Condition (see *Section 5.1.3.3*) is sustained continuously for a duration of at least  $t_{IDLE}$  (see *Table 74*).

**Note:**

*If a Hot-Join Device is powered up onto the I3C Bus at the same time as the Main Master, then the Hot-Join Device may pull SDA Low after 1 ms if (1) the Main Master has SCL and SDA pulled up, and (2) the Master does not act on the I3C Bus within the same Idle period.*

### 5.1.3.5 Activity States

I3C provides a mechanism for the Master to inform Slaves about expected upcoming levels of activity on the I3C Bus, in order to help the Slaves better manage their internal states. Four Activity State levels from 0 through 3 are defined (see *Table 12*).

**Table 12 Activity States**

Activity State	Activity Interval	CCC
0	1 $\mu$ second	ENTAS0
1	100 $\mu$ second	ENTAS1
2	2 millisecond	ENTAS2
3	50 millisecond	ENTAS3

The Activity State number serves as a hint to the Slave, indicating how long it will be before the Master directs Bus activity to that Slave, and the likely latencies to expect in response to the Slave pulling SDA Low (i.e., for the START Request to then generate an In-Band Interrupt Request or a Master Handoff Request).

The Master uses CCC commands ENTAS0, ENTAS1, ENTAS2, and ENTAS3 (see *Section 5.1.9.3.2*) to communicate the four expected Bus Activity states to Slaves. Each ENTASx CCC has both a Broadcast version and a Directed (per-Slave) version. The Master may switch to a different Activity State in any way, and at any time, by issuing the appropriate ENTASx CCC command.

The Slave may use the received Activity State hint to adjust internal settings such as power savings, FIFO trigger levels, timestamp counters and clock rates, and other suitable operating parameters. However Slaves are not required to support the Activity States CCCs (ENTASx), and as a result could even ignore them completely.

The Activity States mechanism is a basis for a general agreement between Master and Slave, i.e., that the Slave may NACK any access occurring sooner than the general time factor. For example: If the Master sends the ENTAS2 CCC, meaning the Master is unlikely to initiate a request sooner than 2 ms from the

time the CCC is sent, then a request arriving only 1 ms later could result in a NACK (although it will be ACKed if the request is repeated 50us later, i.e., after the Slave re-awakens). As a result, the Slave shall wake up either upon any Bus activity, or upon matching 7'h7E and its own Dynamic Address.

The Activity State CCCs also adjust the maximum value for I3C Bus timing parameter  $t_{CAS}$  (Clock after START; see **Table 74**), the maximum amount of time that the Master may take to generate the SCL clock (drive SCL Low) in response to the Slave pulling SDA Low. Note that  $t_{CAS}$  is only a worst-case number; it does not indicate whether or not the Master will ACK the In-Band Interrupt Request or Master Request. Further, the selected Activity State does not necessarily indicate the time at which the Master will read additional data from a Slave in response to an In-Band Interrupt; that is a private contract between Master and Slave. A Slave that does not support the ENTASn CCCs shall have a  $t_{CAS}$  maximum value of 50 milliseconds (the ENTAS3 value).

Activity States are not intended as a substitute for a more precise power mode, nor for any other mechanism that might be supported by private contract between Master and Slave. For example, if a Slave has a device power mode setting, then the Master should use that mechanism to put the Slave into the desired state. Likewise, a Slave could provide a FIFO trigger level setting, relating to the amount of time that the Master will have to read the FIFO contents in response to an In-Band Interrupt Request; if so, then the Master should use that setting to match its internal latencies.

#### 5.1.4 Bus Initialization and Dynamic Address Assignment Mode

As detailed in this Section, the Main Master is responsible for performing a Dynamic Address Assignment procedure, in order to provide a unique Dynamic Address to each Device connected to the I3C Bus.

The Main Master shall provide a Dynamic Address to a Device:

1. Upon any initialization of the I3C Bus, and
2. When the Device is connected to an already configured I3C Bus.

Once a Device receives a Dynamic Address, that Dynamic Address shall be used in all of that Device's subsequent transactions on the I3C Bus, until and unless the Master changes the Device's Dynamic Address. The only way for the Master to change the Device's Dynamic Address is by using either the RSTDA CCC command (see **Section 5.1.9.3.3**) or the SETNEWDA CCC command (see **Section 5.1.9.3.11**). The Master might choose to change the Device's Dynamic Address due to re-prioritization.

The Main Master controls the Dynamic Address Assignment process. This process includes an Address Arbitration procedure similar to I<sup>2</sup>C's (see **[NXP01]** at **Sections 3.1** and **3.1.8**). The I3C Arbitration procedure differs from I<sup>2</sup>C by using the values of the 48-bit Provisional ID and the Device's I3C Characteristic Registers (that is, BCR and DCR), concatenated. The Device on the I3C Bus with the lowest concatenated value wins each Arbitration round in turn, and the Main Master assigns a unique Dynamic Address to each winning Device.

### 5.1.4.1 Device Requirements for Dynamic Address Assignment

#### 5.1.4.1.1 Unique Identifiability

In order to support the Dynamic Address Assignment procedure, each I3C Device to be connected to an I3C Bus shall be uniquely identifiable in one of two ways, before starting the procedure.

**Either:**

1. The Device may have a Static Address, in which case the Master may use that Static Address (presuming it is known to the Master).

For example, an Address similar to what I<sup>2</sup>C specifies [*NXP01*].

**Or:**

2. The Device shall in all cases have a 48-bit Provisional ID. The Master shall use this 48-bit Provisional ID, unless the Device has a Static Address and the Master uses the Static Address.

The 48-bit Provisional ID is composed of three parts:

1. **Bits [47:33]:** MIPI Manufacturer ID [*MIPI01*] (15 bits)

*Note:* The Most Significant Bit of the MIPI Manufacturer ID is discarded, i.e. only the 15 Least Significant Bits are used.

2. **Bit [32]:** Provisional ID Type Selector (One bit, 1'b1: Random Value, 1'b0: Vendor Fixed Value)
3. **Bits [31:0]:** 32 bits containing either a Vendor Fixed Value or a Random Value, depending on the value of Bit [32]:

**If the value of Bit [32] is 1'b0: Vendor Fixed Value:**

- **Bits [31:16]: Part ID:** The meaning of this 16-bit field is left to the Device vendor to define.
- **Bits [15:12]: Instance ID:** The value in this 4-bit field should identify the individual Device, using a method selected by the system designer. For example: straps, fuses, non-volatile memory, or another appropriate method.
- **Bits [11:0]:** The meaning of this 12-bit field is left for definition with additional meaning. For example: deeper Device Characteristics, which could optionally include Device Characteristic Register values.

**If the value of Bit [32] is 1'b1: Random Value:**

- **Bits [31:0]:** 32-bit value randomly generated by the Device. This value can be queried via General Test Mode, using the Command Code **Enter Test Mode (ENTTM)** (see *Section 5.1.9.3.8*).

**Note:**

*Under Vendor Test Mode, the Device may provide a fully random or pseudo-random 48-bit Provisional ID (see Section 5.1.9.3.8).*

### 5.1.4.2 Bus Initialization Sequence with Dynamic Address Assignment

Bus Initialization and Dynamic Address Assignment shall be executed according to the following sequence. See also *Figure 90 (Dynamic Address Assignment FSM)*.

The Dynamic Address Assignment process shall be performed in Open Drain mode, except that the Repeated START and 7'h7E/R may be either Open Drain or Push-Pull. For Open Drain the Main Master shall drive the SCL line with clocks at the appropriate Open Drain speed for the Devices present on the I3C Bus. For Repeated START, the Main Master may optionally choose to actively drive the SDA line High, but only after the Slave has safely released the SDA line.

1. The Main Master shall begin in an appropriately configured state, and shall have, either in its own non-volatile memory or as a result of having received it from the Application Host, the following data:
  - a. The number of I3C compliant Devices that need to receive a Dynamic Address,
  - b. The data for any I3C Devices resident on the I3C Bus that already have Static Addresses, and
  - c. The data for any Legacy I<sup>2</sup>C Devices resident on the I3C Bus.
2. The Main Master shall assign Dynamic Addresses to any I3C Devices with a known Static Address, using the Command Code **Set Dynamic Address from Static Address (SETDASA)** (see **Section 5.1.9.3.10**).
3. The Main Master shall send the Broadcast Command Code **Enter Dynamic Address Assignment (ENTDAA)** (see **Section 5.1.9.3.4**). There is no data associated with this Command Code.
4. The Main Master shall send a Repeated START, and the I3C Broadcast Address 7'h7E with RnW bit High (i.e. Read). Every I3C Device on the I3C Bus that does not yet have an assigned Dynamic Address, and that is not a Hot-Join Device, shall acknowledge the I3C Broadcast Address. (I.e., Hot-Join Devices that do not yet have an assigned Dynamic Address shall not acknowledge the I3C Broadcast Address in this step.)

At least one I3C Device on the I3C Bus will acknowledge the I3C Broadcast address in this step.

**Note:**


*This use of the I3C Broadcast Address (7'h7E) with RnW bit High (i.e. Read) is specific to Dynamic Address Assignment Mode. It is also acceptable per the I<sup>2</sup>C Specification [NXP01].*

5. The Main Master shall drive only the SCL line. The Main Master shall release the SDA line to a High-Z state, allowing SDA to go to High level via the Bus Pull-Up resistor.
6. Every I3C Device that responds to the I3C Broadcast Address sent in Step 4 shall drive the SDA line with its own 48-bit Provisional ID (using Big Endian bit order), until it loses Dynamic Address Arbitration.
  - a. The 48-bit Provisional ID shall be transferred continuously, starting with the most significant bit (bit [47]), with no delimitation or ACK/NACK pulse.
  - b. The Hot-Join Devices shall participate in the Dynamic Address Assignment procedure only after requesting it via an In-Band Interrupt using the Reserved Slave Address of 7'b0000\_010 and RnW bit Low (i.e. Write).
7. The Main Master shall continue to drive the SCL line with the same clock, while still releasing the SDA line. The I3C Device that did not yet lose the Arbitration shall then transfer its Bus Characteristics Register (BCR) and Device Characteristic Register(s) (DCR) per **Section 5.1.1.2.2**, until it eventually loses Dynamic Address Arbitration. See also **Section 5.1.4.3**.
8. The Device whose concatenated Provisional ID, BCR, and DCR has the lowest value will win the Arbitration round, due to the nature of Arbitration.

**Note:**

*It is possible for multiple Devices to have the same concatenated value, although this is highly improbable. See **Section 5.1.4.3**.*

9. The Main Master shall transfer a 7-bit wide Dynamic Address for the winning Device, in Open Drain Mode. This Dynamic Address shall incorporate the priority level that the Main Master assigns to the Device, per **Section 5.1.6.2**. The Arbitration-winning Device shall acknowledge the assigned Dynamic Address. This Dynamic Address transfer procedure shall have the following steps:
  - The Main Master shall drive the 7-bit Dynamic Address, followed by a parity bit (PAR), which is calculated as odd parity. Odd parity is the inverse of the XOR of the 7 bits. Therefore  $\sim \text{XOR}(\text{dynamic\_address}[7:1])$  is placed in position 0.
  - If the parity is valid, then the Slave shall acknowledge receipt of the Dynamic Address on the next SCL clock. If the parity is invalid, then the Slave shall passively NACK on the next SCL.



**Figure 19 Dynamic Address Assignment Transaction**

10. The Main Master shall repeat this procedure, jumping back to step 4 until there is no ACK from any Device present on the I3C Bus.

11. This Dynamic Address Assignment procedure shall be ended by the Main Master issuing a STOP.

Regarding this Dynamic Address Assignment procedure, note that:

- The Main Master is able to end the Dynamic Address Assignment procedure at any time, even if some of the pre-established I3C Devices have not yet received their Dynamic Addresses.
- The Dynamic Address Assignment procedure can be started again any time the I3C Bus is in Bus Available Condition, using the Command Code **Enter Dynamic Address Assignment (ENTDAA)** (see **Section 5.1.9.3.4**).
- If a given Slave does not acknowledge its assigned Dynamic Address, then the procedure requires the Main Master to continue from step 4. The Slave will then participate in the Address Arbitration using the same 48-bit Provisional ID, and as a result the Slave will win the Arbitration round. If the Slave does not ACK the Dynamic Address a second time, then the Main Master shall exit the Dynamic Address Assignment procedure and execute an error management procedure provided by the I3C Bus designer.
- Any Secondary Masters wishing to receive the Dynamic Addresses assigned to all Devices present on the I3C Bus can do one, or both, of the following:
  - Follow the Dynamic Address Allocation procedure. A Secondary Master that follows the same procedure will have received all the same data.
  - Use the Command Code **Define List of Slaves (DEFSLVS)** (see **Section 5.1.9.3.7**) to acquire (eventually selectively) the Addresses and Characteristics of all Devices on the I3C Bus from the Main Master.

After the Dynamic Address Assignment process is complete, the Main Master knows which Device on the I3C Bus is the Secondary Master. The Main Master then addresses the Secondary Masters with the



1104 Command Code **Define List of Slaves (DEFSLVS)** (see *Section 5.1.9.3.7*) and transfers the data for any  
1105 and all Legacy I<sup>2</sup>C Devices on the I3C Bus. In order to keep the I3C Bus under control, this could all be  
1106 done within the same transaction (i.e. the Main Master continues the communication by issuing a Repeated  
1107 START each time, with no intervening STOP).

#### 5.1.4.3 Provisional ID Collision Detection and Correction

1108 In the Dynamic Address Assignment procedure described in *Section 5.1.4.2*, multiple I3C compliant  
1109 Devices will receive the same Dynamic Address if they provide the Main Master with both identical 48-bit  
1110 Provisional IDs, and identical Device Characteristic Register values. Although the probability of such a  
1111 coincidence is quite small the potential does exist, and the I3C Bus will not operate properly under such  
1112 conditions (at least the Instance IDs must be different, see *Section 5.1.4.1.1*). As a result the Main Master  
1113 must test for this collision condition, and resolve it if necessary, before the I3C Devices present on the I3C  
1114 Bus can all be safely used together.

1115 The I3C Main Master knows the number of Devices resident on the I3C Bus requiring Dynamic Address  
1116 Assignment (per procedure step 1.a. in *Section 5.1.4.2*), which enables detection of collision errors. At  
1117 completion of the Dynamic Address Assignment procedure the Main Master shall compare this expected  
1118 number to the final count of Static Addresses and Dynamic Addresses that were actually assigned. If fewer  
1119 Dynamic Addresses were assigned than expected, then multiple Devices must have received the same  
1120 Dynamic Address, i.e. a collision has occurred.

1121 If this collision condition is detected, then the Main Master shall resolve it using either of the following  
1122 methods:

- 1123 • The Main Master directs a Reset Dynamic Address request to the Dynamic Address most likely to  
1124 have been duplicated, using the Command Code **Reset Dynamic Address Assignment**  
1125 **(RSTDAA)** (see *Section 5.1.9.3.3*).
- 1126 • Alternatively, the Main Master resets the Dynamic Address Assignment process by using the  
1127 Broadcast Command Code **Reset Dynamic Address Assignment (RSTDAA)** (per  
1128 *Section 5.1.9.3.3*), and then proceeding from step 3 of the procedure in *Section 5.1.4.2* from step 8,  
1129 until the sooner of either:
  - 1130 a. The expected number of I3C Devices is discovered, or
  - 1131 b. A set maximum number of attempts fail. If this limit is reached, then a system error message  
1132 shall be sent to the Host. To avoid freezing the entire system, a limit of three (3) attempts is  
1133 recommended.

### 5.1.5 Hot-Join Mechanism

The I3C protocol supports a Hot-Join mechanism, to allow Slaves to join the I3C Bus after it is already configured.

**Note:**

*Hot-Join does not allow Slaves to join the I3C Bus before the I3C Bus has been configured.*

Hot-Join may be used for:

- I3C Devices mounted on the same board, but de-powered until needed. Such Devices shall not violate electrical limits for Slaves when depowered (or while transitioning) as defined in **Section 6**, including capacitive load.
- I3C Devices mounted on a module/board that is physically inserted after the I3C Bus has already been configured. This specification does not attempt to address how that physical insertion is handled, however such insertion shall not disrupt the SCL and SDA lines, including respecting all electrical limits defined in **Section 6**.

Hot-Joining Slaves may be any valid Slave type, including Secondary Master. After a Hot-Join, the Current Master shall use the **DEFSLV** CCC as described in **Section 5.1.9.3.7**. To ensure that any Secondary Masters are aware of all of the available Slaves, the Master shall immediately notify the I3C Bus if it discovers that any previously joined Slaves are no longer present on the Bus (e.g. due either to non-response, or to mechanisms outside of the Bus).

Since the Master is not inherently aware when new Slaves join the I3C Bus, the Hot-Join mechanism provides the following procedure for informing the Master about new Slaves:

1. The Slave shall wait for at least **tIDLE** of Bus Available Condition (see **Table 74**).
2. After the Slave determines that the Bus is Idle it may either issue a START, or else wait for a START. (To issue a START, pull the SDA line Low and hold it Low until the SCL line goes Low.)

**Note:**

*The Hot-Join Device may power-up at the same time as the Main Master (e.g. may be connected to the I3C Bus when power is applied to the system). In that case, the Main Master might pull SDA Low even before the I3C Bus has been started, assuming that SCL and SDA are being pulled up. If a Main Master needs 1 ms or more in order to start acting on the I3C Bus, then that Main Master shall be able to accommodate the situation of SDA being held Low when it is ready to initialize the I3C Bus, or it may instead delay pulling SDA High, and/or pulling SCL High, until it is ready.*

Hot-Join capable Devices should implement some method that allows the system designer to prevent the Device from attempting to Hot-Join when the Device is not being used as a Hot-Join Device. For example: use of NVMEM, or else a pin strap could be used when the Device is soldered onto the board and powered with the rest of the I3C Bus.

3. The Slave issues the Reserved Slave Address of 7'b0000\_010 as an IBI, using W (write) after the START. This requests a Dynamic Address Assignment process.
4. The Current Master shall perform one of 3 actions:
  - a. NACK the request. The Slave shall try again at the next START.
  - b. ACK the request, but issue a Broadcast CCC to disable Hot-Join by setting the DISHJ bit in the Command Code **Enable/Disable Slave Events Command (ENEC/DISEC)** (see **Section 5.1.9.3.1**). If another Device attempts to Hot-Join before the Master is ready to assign Dynamic Addresses to the Slaves, then the Master might need to repeat this procedure.
  - c. ACK the request and then issue a Broadcast Command Code **Enter Dynamic Address Assignment (ENTDAA)** (see **Section 5.1.9.3.4**) to start the Dynamic Address Assignment process. Since only Slaves with no Dynamic Address shall participate, this allows the newly joined Slave to receive its Dynamic Address.

5. If an **Enter Dynamic Address Assignment (ENTDAA)** Command Code is issued as described in **Section 5.1.9.3.4**, then the Slave shall transmit its 48-bit Address as per the normal mechanism. Hot-Join Slaves required to receive the same assigned Dynamic Address every time they join can use a fixed-value ID, per **Section 5.1.4.1.1**.

If a Slave drops off the I3C Bus due to being detached or depowered, then the Master might not be aware of this. The Master may determine this condition by repeated attempts to contact the Slave using a safe (shall respond) Command Code such as **Get Device Status (GETSTATUS)** (see **Section 5.1.9.3.15**). If the Master determines that the Slave is no longer part of the I3C Bus, then it shall either recycle that Slave's Dynamic Address, or else reserve that Slave's Dynamic Address in case that Slave later re-joins the Bus.

#### 5.1.5.1 Failsafe Device Pads

Hot-Join Devices shall be Failsafe, unless there is a protection method outside of the pad. Failsafe means that when the SCL and SDA pads are unpowered but wire connected to the I3C Bus, they must not draw extra leakage current from the Bus.

The Device SCL and SDA pads shall be designed so as to avoid drawing current from the system SCL and SDA lines, both when they are being held High and when they are being held Low. Such leakage may be avoided by using special connectors, or other isolation methods (e.g., physical connection order in a plug). This excess current should be avoided whether due to diode effect, rail tie for ESD, or clamps. The leakage current variation between unpowered and powered shall not exceed the normal variation range of an active pad,  $I_i$ , as specified in **Section 6, Table 71**.

### 5.1.6 In-Band Interrupt

This Section specifies I3C's priority-based In-Band Interrupt mechanism.

#### 5.1.6.1 Priority Level

In I3C, Priority Level controls the order in which Slaves' In-Band Interrupt requests and Master requests are processed. The Priority Level of each Slave in an I3C Bus instantiation is encoded in its Slave Address, with lower Addresses having higher Priority. That is, Slaves with lower value Addresses and higher Priority Levels have their In-Band Interrupts and Master requests processed sooner than Slaves with higher value Addresses and lower Priority Levels. This Priority Level ordering is a natural outcome of the I3C Address Arbitration behavior specified at *Section 5.1.2.2.1*, where Address bits with value 0 prevail bits with value 1.

As a result, during each Dynamic Address Assignment operation (see *Section 5.1.4*) the Main Master should assign lower Addresses to Slaves for higher Priority In-Band Interrupt requests.

#### 5.1.6.2 I3C Slave Interrupt Request

In order to request an interrupt, an I3C Slave shall emit its Address into the arbitrated Address header following a START (but not following a Repeated START). If no START is forthcoming within the Bus Available Condition, then the I3C Slave may issue a START Request by pulling the SDA line Low. In response, the Main Master shall set the SCL clock line Low, completing the START Condition. The Main Master shall process interrupt requests in Priority Level order, per *Section 5.1.6.1*. The Slave shall then drive the SDA with its own Address, followed by an RnW bit of 1.

At that point, the Current Master shall do one of the following three things:

1. Accept the IBI by providing the ACK bit. The actions available to the Current Master depend upon the value of the Slave's BCR [2] bit (in the Slave's BCR register):

- a. If the I3C Slave's BCR [2] bit is set to 1, then, per *Section 5.1.1.2.1*, the Current Master shall read the Mandatory Data Byte that follows the accepted IBI request at any "read" clock speed allowable by the Slave. This operation is similar to a "read" from the Slave and all the related rules apply. Note that the Current Master cannot avoid receiving the Mandatory Data Byte, since it is transmitted in Push-Pull mode.

After reading the Mandatory Data Byte, the Current Master may take any other valid I3C action. For example, the Current Master could issue a STOP, or issue a Repeated START, or it could continue reading additional Data Bytes from the Slave (if, for example, a private contract between the two Devices has been established in advance).

One conceptual time diagram of this sequence is shown in *Figure 20* below:

Open Drain	Open Drain	Open Drain	Hand Off	Push-Pull	Drive High or Low, and then High-Z	Push-Pull
S	Slave_addr_as_IBI/R	Master_ACK	SCL High	Slave_byte	T	Sr

**Figure 20 IBI Sequence with Mandatory Data Byte**

- b. If the I3C Slave's BCR [2] bit is set to 0, then the Current Master may take any other valid I3C action. For example, the Current Master could issue a STOP, or issue a Repeated START, or it could continue reading additional Data Bytes from the Slave at any allowable "read" clock speed (if, for example, a private contract between the two Devices has been established in advance).

2. Refuse the IBI without disabling interrupts. To do this, the Current Master simply passively NACKs to deny the IBI. (The Current Master knows that the Slave should try to interrupt again on the next START, which will cause the Current Master to issue a Repeated START.)
  3. Refuse the IBI and disable interrupts. To do this, the Current Master NACKs to deny the IBI, then sends a Repeated START, and finally sets the DISINT bit in the Command Code **Disable Slave Events Command (DISEC)** to the interrupting Slave as described in *Section 5.1.9.3.1*. (The Current Master can set the ENINT bit in the Command Code **Enable Slave Events Command (DISEC)** at a later time.)
- In cases where the Main Master anticipates that the I3C Bus might be needed for a higher Priority Level transaction before the newly requested transaction would complete, the Master could either deny the access (by not acknowledging the request), or else drive the higher-priority Device Address instead of the Address of the Device sending the IBI request. The Main Master would then hold the SCL line Low until the expected higher-priority transaction begins.
- Bus contention occurs during Address evaluation. As a result, if multiple I3C Devices simultaneously attempt to win the Bus, then all but one will lose the Arbitration. These Devices will have the opportunity, but are not required, to repeat the attempt upon the next Bus Available Condition. Note that Slave Devices have the option to choose to not try again.

#### 5.1.6.3 I3C Secondary Master Requests to be Current Master

When the I3C Secondary Master requests to be a Current Master:

1. To perform the request, the I3C Secondary Master shall wait for either a START (not a Repeated START), or a Bus Available Condition and issue its own START.
2. After a START, the I3C Secondary Master shall issue its own Dynamic Address on the I3C Bus, followed by the RnW bit of 0 to request to become Current Master.
3. If the I3C Secondary Master wins the Arbitration by having the lower Dynamic Address, and if the Current Master is currently willing to relinquish Mastership to the requester, then the Current Master shall respond with ACK.
4. After the ACK, the Current Master may issue one or more commands, and shall then issue a GETACCMST CCC (see *Section 5.1.9.3.16*) followed by a STOP, whereupon it releases control of the SCL line, and therefore also releases Master control of the I3C Bus.
5. Following the STOP and Bus Available Condition, the I3C Secondary Master assumes the role of the Current Master and takes control of the I3C Bus.

**Figure 74** presents a simplified and generalized picture of the Master to Master Handoff procedure. While there are many possible variations to this process, the most significant states are as follows:

1. At the end of data transfer, the Current Master (indicated by ‘CM’ in the Figure) controls SCL and SDA, and the New Master (‘NM’ in the Figure) has SCL and SDA in High-Z state.
2. The Current Master provides the rising edge of SCL, while keeping SDA Low
3. After  $t_{SU\_SRO}$  elapses, the Current Master drives SDA High using either an active drive, or the Open-Drain class Pull-Up. However, once SDA is High the Open Drain class Pull-Up shall be used.
4. After the New Master determines that SDA is High, and after both its Clock to Data Turnaround time and the time of flight elapse, it then takes two actions:
  - a. The New Master Actively drives SCL High, overlapping with the Current Master’s active drive; and
  - b. The New Master enables its Open-Drain class Pull-Up, in parallel with the Current Master’s Open-Drain class Pull-Up

Neither of these actions conflicts with the Current Master.

Although  $t_{sco}$  generally applies to a Slave Device, in this step it applies to the New Master because prior to the Bus transfer the New Master performs in the Slave role.

In the Figure, the  $t_{sco}$  is shown starting as if the CM has used the Open-Drain drive of SDA High; this depicts the worst condition for this stage of the handoff, showing the latest possible moment when the NM starts overlapping the line controls with the CM.

5. After a time delay of  $t_{MMoverlap}$ , the Current Master:

- a. Releases SCL to High-Z; and
- b. Disables its Open-Drain class Pull-Up on SDA, and sets SDA to High-Z

In the Figure,  $t_{MMoverlap}$  is shown in the worst case: on the Open-Drain drive of SDA, and where the CM starts counting it from the lower side of the SDA rising edge. The CM must control the lines until the NM could safely take over, and that is certain after  $t_{DIG\_OD\_L\ Min}$ . As a result,  $t_{MMoverlap}$  shall be greater than or equal to  $t_{DIG\_OD\_L\ Min}$ .

6. After  $t_{MMlock}$  (the time interval during which the New Master shall not drive SDA Low), the New Master could actively drive SDA Low, producing a START condition.

The Slaves may also drive SDA Low at this point. This is allowed because SDA is held by an Open-Drain class Pull-Up. The  $t_{MMlock}$  period timing parameter is similar to I3C's  $t_{AVAL}$  and I<sup>2</sup>C's  $t_{BUF}$  and, as such, requires different values for Pure Bus and for Mixed Bus, respectively.

In the Figure,  $t_{MMlock}$  is shown as referred to the SDA rising edge in Open-Drain driving mode, similar to I3C's  $t_{AVAL}$  and I<sup>2</sup>C's  $t_{BUF}$ .

7. After  $t_{CAS}$  expires, the New Master may drive SCL Low, producing the first SCL falling edge. Following this SCL falling edge, the New Master shall actively drive SCL, while also driving SDA in Open-Drain mode with the arbitrable address.

**Note:**

*The way the I3C Secondary Master indicates that it is a Secondary Master is by properly returning the value 2'b01 for Device Role in its BCR (see Section 5.1.1.2.1).*

*The I3C Secondary Master records the Dynamic Addresses of all Devices on the I3C Bus. The preferred method is to record the Address from the Command Code **Define List of Slaves (DEFSLVS)** (see Section 5.1.9.3.7).*

*The Master determines that this is a Current Master request by returning the value 2'b01 for Device Role in its BCR (see Section 5.1.1.2.1).*

#### 5.1.6.4 I3C Main Master Initiating a Transaction

When initiating an I3C transaction, an I3C Current Master shall perform Dynamic Address Arbitration during the Address call. Any other I3C Device attempting to interrupt shall win the Arbitration. Interrupting Devices with lower-priority level shall wait for the next Bus Available Condition.

**Note:**

*In order to allow the lower-priority Slaves to perform an In-Band Interrupt, Masters may do the following:*

- 1) Wait more than the minimum "Bus Available" period before starting a new communication.
- 2) Transmit the reserved I3C Broadcast Address, followed by a Repeated START and normal Messages. (The reserved I3C Broadcast Address has lower priority than any interrupts.)

### 5.1.7 Secondary Master Functions

Once granted control of the Bus, the Secondary Master maintains control until another Master is granted Bus control. After the Secondary Master transitions to the Current Master role it could encounter Bus management activities besides the data transfers that it itself initiates. Some examples are the In-Band Interrupt, or the Hot-Join request. One optional possibility, shown at **Section 5.1.7.2**, is that the Secondary Master performs the Current Master's actions with the full capabilities of the Main Master. Another optional possibility is that the Secondary Master, while serving in the Current Master role, could defer some actions to a more capable Master, as described in **Section 5.1.7.3**.

A Secondary Master shall support the following scenarios according to its capabilities.

#### 5.1.7.1 Hardware and Software Requirements

The Secondary Master capable of performing the Main Master tasks shall have the following minimum hardware and software capabilities:

1. Memory for:
  - a. All Bus Devices' capabilities and functions at system level
  - b. Retaining the Dynamic Addresses of all I3C Bus Devices
  - c. Retaining the data transfer protocol that the I3C Bus Devices are capable of
2. Link requirements for Slaves that are intended to transmit In-Band Interrupt requests (IBI), e.g. the clock speed and the maximum length of data transfer
3. Data transfer protocol capability needed for communicating to all I3C Bus Devices

#### 5.1.7.2 Bus Management Procedures

The Secondary Master capable of performing the Main Master tasks shall perform the following minimum Bus Management procedures:

1. During Bus initialization, the Secondary Master shall obtain Characteristics of Devices on the Bus by either using the Command Code **Define List of Slaves (DEFSLVS)** (see **Section 5.1.9.3.7**) sent by the Main Master, or by monitoring the Bus during Dynamic Address assignment.
2. Perform the Dynamic Address Assignment for Hot-Join Devices
  - a. The Secondary Master needs to know all Bus Devices' functionality at system level, and such in order to be able to assign the correct priority level to the Hot-Join Device
  - b. The Current Master shall issue the Command Code **Define List of Slaves (DEFSLVS)** (see **Section 5.1.9.3.7**) to ensure that other Masters have the same knowledge
3. Manage the In-Band Interrupt procedure

The Secondary Master needs to know the meaning of the interrupt from the Slave, and needs to service the interrupt appropriately.
4. Procedure for requesting transfer of Bus control to another Master, including the Main Master

The Secondary Master uses the Command Code **Get Accept Mastership (GETACCMST)** (see **Section 5.1.9.3.16**).



### 5.1.7.3 Reduced Functionality Secondary Masters

1349 Secondary Masters are not required to implement and be able to perform all the tasks required of the Main  
1350 Master. The Secondary Master may defer or transfer the Bus control to a Master when needed; see  
1351 *Section 5.1.7.1* and *Section 5.1.7.2*.

1352 A Secondary Master with reduced functionality shall have the following minimum capabilities:

- 1353 1. Memory sufficient for retaining Device Addresses and Characteristics of any Slaves it supports
- 1354 2. Memory sufficient for retaining the Device Address and Characteristics of the Master to which it  
1355 will return Bus control

### 5.1.7.4 In-Band Interrupt Handling

1356 The Secondary Master can either service the In-Band Interrupt request as described in *Section 5.1.6*, or else  
1357 defer In-Band Interrupt handling to a capable Master by setting the DISINT bit in the Command Code  
1358 **Disable Slave Events Command (DISEC)** to the interrupting Slave (see *Section 5.1.9.3.1*).

### 5.1.7.5 Hot-Join Management

1359 The Secondary Master can either manage the Hot-Join event as described in *Section 5.1.5*, or else defer  
1360 management to a capable Master by issuing a Broadcast Command Code **Disable Slave Events Command**  
1361 **(DISEC)** to disable Hot-Join by setting the DISHJ bit (see *Section 5.1.9.3.1*).



### 5.1.8 Timing Control

I3C includes optional Timing Control and Timestamping of events generated by I3C Devices resident on the I3C Bus. This Timing Control framework allows uncertainties affecting the transmission or reception of timing information (for example: Bus activity, busy Master or Slave, operation latency, system jitter, etc.) to be nullified.

The I3C Timing Control framework provides:

- Flexible implementation with significant capability enhancements
- Means for synchronizing the timing references/clocks, and subsequently the events, of Slave Devices on the I3C Bus to the timing reference/clock of the Master

This can result in reduced energy consumption at the system level.

- Transmission of timing information, with minimal complexity for the Slave Devices
- Controllable timing accuracy, suitable for the target use cases

I3C defines two forms of systems and events for Timing Control. Only one form can be used on the I3C Bus at any time:

- **Synchronous Time Control** (see *Section 5.1.8.2*): The Master emits a periodic time sync, which allows all Slaves to set their sampling time relative to this time sync. This avoids drift of individual Slaves' clocks. It also ensures that samples occur close together in time, permitting data collected at the same time to be fused. It also provides a calibration method, enabling more accurate sampling between the time syncs.
- **Asynchronous Time Control** (see *Section 5.1.8.3*): Slaves timestamp the moment at which they acquire sampled data, permitting the Master to time-correlate samples received from multiple, different sensors in an easier and more accurate manner. Timestamping ensures that the Master always has the time at which sensor data acquisition occurred (subject to the timing granularity supported), even if there are latencies in moving the data from the Slave to the Master. Four different Asynchronous Time Control versions ('Modes') provide different methods for measuring time, and/or calibrating timing, with increasing accuracy.

#### 5.1.8.1 General Principles

The exchange of timing information is based on agreements between the Master and Slaves.

The elements of this agreement are:

1. Two I3C Common Command Codes:

- Set Exchange Timing Information (SETXTIME), see *Section 5.1.9.3.20*, and
- Get Exchange Timing Information (GETXTIME), see *Section 5.1.9.3.21*.

These CCCs:

- Identify Bus events and markers (i.e., specific SDA edge and/or SCL edge),
  - Transfer timing or control information (e.g., 'abort' command),
  - Specify which timing control procedure is in effect, and
  - Query the Slave Device for Exchange Timing support details, such as which TimingControl Mode(s) are supported, the current Timing Control state, frequency, inaccuracy, etc.
2. One defined and Mode-specific marker is sent by the Master, and used to synchronize the Slaves
  3. One data collection event is sent by the Slave. It includes the time information previously requested by the Master.

### 5.1.8.2 Synchronous Systems and Events


In systems where multiple sensors (or other Slave Devices) provide periodically sampled data, it is advantageous to instruct the Slaves to be able to collect the data at essentially synchronized times, so that the Master can read several Slaves' data in a single system awake period.

In a typical system, different Slaves will sample their data at different, uncorrelated times. This is true even if all Slaves are set to the same sampling frequency, because Slave-to-Slave oscillator accuracy differences will cause drift over time. In I3C's Synchronous Time Control mechanism, the Master periodically emits a synchronization pulse, called a SYNC Tick. This method permits all Slave data sampling to occur very close together in time, so that Slaves can prepare and activate their individual sampling mechanisms, even if there are variances across their clocks.

#### Terminology

- **S\_RED, S\_GREEN, S\_BLUE:** Three different Slaves. In the Figures below, color-coded rectangles depict either data availability (striped rectangle) or a read of their data (solid rectangle) for the corresponding Slave/Sensor.
- **Examples:** A striped blue rectangle indicates S\_BLUE has data available. A solid green rectangle indicates an S\_GREEN data read.
- **T\_Ph:** A pre-established, Master-provided time duration that the Slaves use to adjust both (a) their internal timers, and (b) the time at which a sequence of sampling events begins.
  - **T** is for 'time period'. The sequence of sampling events must be completed within this period of time, across all of the Slaves.
  - **Ph** is for 'phase'. The sequence of sampling events must begin at the same moment, across all of the Slaves.
- **SYNC Tick [ST]:** An I3C SETXTIME CCC with ST Sub-Command sent by the Master, selecting a specific hardware event on the I3C Bus (from among a multitude of other, similar events) as the timing reference. Slaves shall use the time moment at which the SYNC Tick event takes place to determine the start and end times of T\_Ph.
- **Delay Time [DT]:** An I3C SETXTIME CCC with DT Sub-Command sent by the Master, providing the elapsed time between the correct beginning of the current T\_Ph and the ST-designated hardware event, using the exact moment at which the hardware event actually takes place on the I3C interface. The Slaves shall use DT to determine the precise moments for the T\_Ph start and end times, and to correct their timers' accuracy.
- **ODR:** Output Data Rate, a parameter specific to each Slave that indicates its constant data rate (i.e., the number of samples taken by its sensors per a given period of time).

**Figure 21** depicts a system with initially unsynchronized sampling timing, and its transition to a synchronized system.



**Figure 21 Synchronization of Sampling Moments**

The top three baselines (in black) of **Figure 21** show I3C Bus activity, and the bottom three baselines (in red) show internal data availability for each individual Slave with connected sensors:

1. The top black and red baselines show an unsynchronized System. The Slaves are all running at different ODRs, and are all using totally unrelated timers.
2. The middle black and red baselines show the Master sending time synchronization information, and the Slaves subsequently processing that time sync information.
3. The bottom black and red baselines show a synchronized System. The Slaves collect their sensor data at synchronized times, and the Master reads all Slaves' data during a single system awake period.

The synchronized System adjusts both the frequency and the phase of the Slaves' sampling periods. The Master sends the synchronization information periodically, with a repetition period of  $T_{Ph}$  (a rather large time interval).


Ideally,  $T_{Ph}$  is exactly divisible by the Least Common Multiple of the sampling periods of all Slaves active on the I3C Bus. In typical cases, however, the LCM is often not a practical choice due to variations in ODR and sampling period among the several Slaves. In such situations, the application could either adjust some of the ODRs, or as a last resort, synchronize Slaves in smaller groups of better mutual compatibility.

$T_{Ph}$  Start (i.e., the moment that phase-aligns the beginning of the sampling sequence across all the Slaves) shall correspond to the time at which most of the Slaves would collect sensor data simultaneously.

During a period of  $T_{Ph}$ , all of the Slaves will have updated data available at least once.

$T_{Ph}$  should be such chosen that the Slaves' timers can maintain the required accuracy. For many general applications, a  $T_{Ph}$  period of 1.0 second would be appropriate.

1459 **Figure 22** depicts a Synchronization Procedure on a general-purpose I3C Bus, as detailed below.



1460

1461

**Figure 22 Synchronization Procedure on a General-Purpose I3C Bus**

1462 This Synchronization Procedure relates to the Timing Control General Principles as follows:

- 1463 • The mutually identifiable hardware event is the Start Condition's SDA falling edge.
- 1464 • The Command Codes are two SETXTIME CCCs (see **Section 5.1.9.3.20**): One with the Sync Tick
- 1465 (ST) Sub-Command, the other with the Delay Time (DT) Sub-Command.

1466 The Synchronization Event takes place periodically, at intervals of  $T_{Ph}$ . This repetition time is

1467 adjustable, and is determined by the Master. In this example, a period of 1.0 second has been

1468 chosen (i.e. the Synchronization Event repeats at 1.0 second intervals).

1469 The Synchronization Procedure consists of the following steps:

- 1470 1. Each Synchronization Event consists of one ST Message, followed by one DT Message:
- 1471 • The ST Message shall be sent as soon after a START Condition (and, for a Direct Message,
- 1472 after the Slave Address) as possible, in order to provide enough time for the DT Message to be
- 1473 sent and received.
- 1474 • The DT Message shall arrive before the next of the shortest data polling time window.
- 1475 • The DT Message shall contain either (a) a valid Time Delay between the START Condition and
- 1476 the required  $T_{Ph}$  Start, or else (b) an 'abort' order for the current sync window ( $T_{Ph}$ ), as
- 1477 determined by the value of the Defining Byte's most significant bit (see **Table 55**).
- 1478 2. Each Slave shall record the value of its internal timer/counter at the moment when the START
- 1479 Condition's SDA falling edge is detected on the I3C Bus. A record of the time of last START
- 1480 Condition (and only the last START Condition) shall be stored in a shadow register.
- 1481 3. Upon recognizing both (a) either its own Slave Address, or the Broadcast Address (7'h7E), and (b)
- 1482 the ST Message (i.e., SETXTIME CCC with ST Sub-Command), each Slave shall use the stored
- 1483 START Condition time as a reference for the beginning time of the new  $T_{Ph}$  period.

4. Upon recognizing the subsequent DT Message (i.e., SETXTIME CCC with DT Sub-Command), each Slave shall either:
  - a. Correct the T\_Ph beginning time and T\_Ph duration (if needed) with respect to the internal timer,
  - Or else:
  - b. Abort the current Synchronization Procedure, preserving the internal timer's running parameters.
5. When the T\_Ph interval expires (i.e., after approximately 1.0 second in our example), the Master shall repeat the Synchronization Event. That is, the Master shall again send first the ST Message and then the DT Message in the manner described in steps 1 through 4 above.

The above Synchronization Procedure requires three Messages to configure the Slaves:

**1. ODR (Output Data Rate) Message**

This Message sets the Slave's running Output Data Rate. The Message is specific to each Slave, and is not necessarily an I3C CCC.

If the I3C SETXTIME CCC (see *Section 5.1.9.3.20*) is used as the ODR Message, then its Defining Byte field will contain the ODR Sub-Command (0x8F), followed by one byte of Sensor-specific ODR selection Data.

**2. TPH (Procedure Repetition Time) Message**

This Message sets the duration of T\_Ph, the Synchronization Event repetition period. The Message is specific to each Slave (or to all Slaves), and is not necessarily an I3C CCC.

If the I3C SETXTIME CCC (see *Section 5.1.9.3.20*) is used as the TPH Message, then its Defining Byte field will contain the TPH Sub-Command (0x3F), followed by one or two data bytes, as agreed between the Master and the Slave.

**3. TU (Time Unit) Message**

This Message sets the value of the time unit transferred to the Slave. The Message is specific to each Slave (or to all Slaves), and is not necessarily an I3C CCC.

If the I3C SETXTIME CCC (see *Section 5.1.9.3.20*) is used as the TU Message, then its Defining Byte field will contain the TU Sub-Command (0x9F), followed by one byte of Slave-specific TU Data.

### 5.1.8.3 Asynchronous Systems and Events

This Section defines four variations, called Asynchronous Timing Control Modes, on a common procedure for increasing the precision of an acquired time-of-occurrence of an event in a sensor or other I3C Slave connected to an I3C Master. The four Asynchronous Modes are presented in order of increasing accuracy and/or precision.


The actual event itself may or may not be periodic, and the Master and Slave devices need not use the same time base clock (source, frequency or accuracy). The procedure can help address the large inaccuracies/offsets to the event's acquired time-of-occurrence that IBI launch/acknowledge latencies can introduce.

In I3C Asynchronous Timing Control, a Slave Device timestamps events occurring within that Slave, and then notifies the Master about it by generating an In-Band Interrupt (IBI). The Slave's IBI may not reach the Master immediately – either due to the I3C Bus being busy, or because the Slave lost IBI arbitration, or because the Master did not immediately accept the IBI. The Asynchronous mechanism allows the I3C Master to convert the Slave's timestamp value to its own internal time scale, in terms of both timing resolution and timing accuracy.

## Terminology

- **SC1**: Slave counter from Event occurrence to a Master-initiated end-of-count (EOSC1) point depending on Mode (e.g. IBI Acknowledged point in Mode 0 & Mode 1).
- **SC2**: Slave counter from EOSC1 to a second Master-initiated end-of-count, EOSC2 (e.g. T-Bit of IBI Mandatory byte in Modes 0 & 1).
- **aME**: Optional additional Master-initiated bus Events, recognizable by the Slave, used to both form the end-of-SC1 (EOSC1), and to provide a countable reference 'tick' (which is reported as aME\_TICKS, used in Mode 1). This event could be either periodic or aperiodic. It is used to help reduce the run-length of the counters.

**Figure 23** illustrates the I3C Asynchronous Timing Control model. In this model, the I3C Master Device maintains its own notion of time ('I3C Master Ref Counter' in the Figure) using whatever timing source and units it needs; for example, a real-time clock, or a simple 32-bit rollover timer/counter. This notion of time allows the Master to determine the relative timing among multiple events generated by different Slaves. These relative time differences can then be used to correlate the Slave-generated events, for example to support sensor fusion, to plot sensor events vs. absolute time, or for other purposes.



**Figure 23 Graphical Representation of Async Mode 0 Timestamp Interpolation**

I3C Slave Devices report the occurrence of sensor events to the I3C Master using IBI, but because the IBI can be delayed before reaching the Master, the Master's notion of time alone is not sufficient to accurately gauge event timing. For this reason, the Slave maintains its own counter ('Slave Device Counter (SC1)' in **Figure 23**), driven by its own clock. At the time when the Slave is able to generate the IBI to report the

occurrence of a sensor event to the I3C Master, the number of Slave clocks elapsed since the event occurred ('SC1' in the Figure) and the calibration period (SC2) shall be sent as IBI payload of the same IBI.

The Slave Device counts can be converted into Master time via a Master-provided method whereby the Slave can measure the time between two points ('EOSC1' and 'EOSC2' in the Figure) as SC1, in terms of number of its clock cycles whose approximate clock frequency is known to the Master through the GETXTIME CCC, see *Section 5.1.9.3.21*). The Slave then counts the time (SC2) from EOSC1 to EOSC2, and then communicates both SC1 and SC2 to the Master as IBI payload. This allows the Master to correlate SC1 and SC2 with its own internal counter values MREF and MC2, respectively. The Master knows the center clock frequency of the Slave Device (again via the GETXTIME CCC), and can compare the Slave-provided count with its expected value, given the known length of time reported by SC2. The delta between the expected count and the actual count can be used as guidance to improve the accuracy of the SC2 value, derived from the GETXTIME CCC, and thereby the accuracy of the event's calculated time-of-occurrence.

Note that the higher the frequency of the Slave clock vs. the effective SCL clock frequency during the SC1-to-SC2 measurement, the more accurate the error delta will be. This means that the Master could gain more accuracy in the scale factor by extending the SC1-to-SC2 period.

The Slave shall report the SC1 value as a 2-byte (16-bit) value, transmitting the Least Significant Byte first, and then the Most Significant Byte. The Slave shall report the SC2 value as a 1-byte value. If either count overflows (which can happen with a busy Bus with a large transaction), then the Slave shall report values of all 1'b1 bits: 8'hFF for SC2, and 16'hFFFF for SC1.

A Slave may choose to not count SC2 value if its counter's clock source is insufficiently accurate, however in this case it shall report a value of 8'h00 for SC2 in the IBI payload. A Master receiving an SC2 value of 8'h00 shall rely solely on the frequency value reported by GETXTIME for scaling. Slaves having very stable clocks, especially when fast enough, could help the Master achieve higher time-stamping accuracy by supporting and reporting the SC2 count.

In all four Asynchronous Modes, the key points are:

1. All I3C Devices supporting any of the Asynchronous Modes shall drive a Mandatory Byte after Acknowledgement of their IBI. As a result, bit [2] of the BCR for these I3C Devices shall be set (i.e., shall have the value 1'b1).

In the Mandatory Byte:

- Bit [7] shall be set to 1'b1, indicating that a timestamp follows
- Bits [6:0] are set by the Slave and read by the Master, and are interpreted according to a private contract between them. These bits are usually used to convey some aspect of the event.

2. Two mutually identifiable Events on the I3C Bus between I3C Master and I3C Slave Devices:

- **End of SC1 (EOSC1):** The SC1 latch point and the start of the Calibration Window to count SC2.

The actual event used depends on which of the four Asynchronous Modes is being used. It could be either the IBI ACK point of the current IBI transaction, or an SCL edge, or some other event on the I3C Bus.

- **End of SC2 (EOSC2):** The end of the Calibration Window.

This event depends on which of the four Asynchronous Modes is being used. It could be either the T-bit following the IBI's Mandatory Byte for the current IBI transaction, or an SCL edge, or some other event on the I3C Bus.

3. If desired, higher accuracy in the time-stamp counters can be achieved by using additional, optional common Events (**aME**) on the I3C Bus, when the clock frequencies available to the Device are less accurate.

- These optional aME events could be either SCL edges, START Condition events, or Repeated Start events. I3C Slave Devices supporting timestamped events in this mode shall (in addition to running their internal SC1 & SC2 timing counters after sampling each sensor event)



1596 maintain a count of the aMEs that they receive on the I3C Bus, and shall send all these counter  
1597 values as the payload for their IBIs. The count of aMEs from the event to the IBI accept point  
1598 is one byte wide, and is sent to the Master as the fourth byte of the IBI payload (i.e., after the  
1599 SC2 value).

1600 4. After the Mandatory Byte, the Slave sends its timestamp values:

- 1601 • **SC1:** The 16-bit timestamp of the original sensor-generated event
- 1602 • **SC2:** An 8-bit reference/calibration count
- 1603 • **aME\_TICKs:** A 1-byte value indicating the number of aMEs that the Slave has detected, from  
1604 the sensor event to the IBI-ACK.

1605 The values of both SC1 and SC2 are in terms of the Slave's time scale. The Master will convert  
1606 these values into its own time scale, taking into consideration the Slave's counter clock frequency  
1607 as reported by the GETXTIME CCC.

1608 In order to support a wide range of applications, several degrees of accuracy are required for such  
1609 timing related information. As a result, I3C provides four different Asynchronous Modes which  
1610 are summarized in **Table 13** and detailed in the following subsections. Each of these methods  
1611 addresses a different level of accuracy, and presents a distinct complexity tradeoff option for the  
1612 Master and/or Slave. The SETXTIME CCC (see **Section 5.1.9.3.20**), is used to enter all four  
1613 Async Modes, using the 'Defining Byte' (Sub-Command) field to select the desired Mode.



1614

**Table 13 Asynchronous Timing Control Modes**

	<b>Async Mode 0</b>	<b>Async Mode 1</b>	<b>Async Mode 2</b>	<b>Async Mode 3</b>
	<b>Asynchronous Basic Mode</b>	<b>Asynchronous Advanced Mode</b>	<b>Asynchronous High-Precision Low-Power Mode</b>	<b>Asynchronous High-Precision Triggerable Low-Power Mode</b>
<b>See Section</b>	<b>5.1.8.3.1</b>	<b>5.1.8.3.2</b>	<b>5.1.8.3.3</b>	<b>5.1.8.3.4</b>
<b>Description</b>	Simple for I3C Master and I3C Slave Allows all I2C out-of-band interrupt usages to be replaced with I3C In-Band Interrupt	Extension to Async Mode 0 If clock used by Slave's counter drifts, or is not accurate enough, then the Master must send an aperiodic event to limit the running time of the Slave's timing counter.	Minimizes the time for which the clock driving the Slave's timer counter needs to run. Devices can use burst clock sources, at the cost of Master overhead to measure time and correlate time scales. Time reference is falling SCL when Master ACK's IBI	Precision controlled trigger followed by precision time-stamp of detected event. Time stamp similar in operation to Mode 2, except time reference is to sync signal preceding trigger.
<b>Required</b>	Mandatory for Master Optional for Slave	Optional		
<b>SETXTIME Sub-Command to Enter Mode</b>  Defining Byte Value	<b>Enter Async Mode 0</b>  8'hDF	<b>Enter Async Mode 1</b>  8'hEF	<b>Enter Async Mode 2</b>  8'hF7	<b>Enter Async Mode 3</b>  8'hFB
<b>Clock Used for Slave's Timer Counter</b>	Local clock in Slave		<b>SDR, DDR Mode:</b> SCL falling edges <b>TSL, TSP Mode:</b> SDA SCL transitions  Typically includes additional burst counter ('B-count'), which can be driven by a burst oscillator.	<b>Trigger:</b> SDR, DDR Mode (SCL falling edges) <b>Time Stamp:</b> Clock like Mode 2
<b>Sensor Sample</b>	T0			
<b>EOSC1</b>	In-Band Interrupt ACK Bit		First falling edge of SCL after the Sensor Sample event.	
<b>EOSC2</b>	T-bit following the Mandatory Byte after ACK of In-Band Interrupt		Second SCL falling edge after Sensor Sample event.	
<b>aME</b>	N/A	I3C SDR START	SCL edge	

1615

### 5.1.8.3.1 Async Mode 0: Asynchronous Basic Mode


All I3C Master Devices capable of Asynchronous Timing control procedures shall support Async Mode 0, Basic Asynchronous Timestamping. This Mode expects that a reasonably accurate and stable clock source is available in the Slave to drive the timer counter. Note that in this Mode, the two SCL edges both occur after the Slave and the Master agree that the transaction was valid.

To select Async Mode 0, the Master sends the SETXTIME CCC (see [Section 5.1.9.3.20](#)) with the Sub-Command Enter Async Mode 0 (0xDF).

#### Terminology

- **EOSC1:** First SCL positive-going edge after the IBI ACK for the Slave Device
- **EOSC2:** First SCL positive-going edge after the T-Bit of the IBI's Mandatory Byte
- **aME:** Not used

**Figure 23** graphically depicts Async Mode 0 timestamp data transfer from the Slave to the Master, allowing the Master to calculate the time at which sensor data sampling has taken place. It is presumed that the Slave is able to transfer the data within a time interval that the Slave's timing counter can meaningfully measure (i.e., that the clock driving the timing counter preserves a sufficiently stable frequency to increment it in a substantially linear manner with respect to time).



**Figure 24 Example of Asynchronous Mode 0 Timestamp Data Transfer**

**Figure 24** illustrates the basic sequence of operations during a simple asynchronous time information transfer:

1. The top black baseline shows the events visible outside of the Slave and the Master
2. The middle (red) baseline shows the activity inside the Slave's timing counters
3. The bottom black baseline presents the virtual and real activity inside the Master's timing counter

In more detail, **Figure 24** illustrates that:

1. At sensor sampling/event time, the Slave shall start its internal timing counter, and initiate the IBI request.
2. If the IBI request is accepted, then:
  - a. Immediately:
    - The Slave shall record its internal timing counter, SC1
    - The Master shall record its internal timing counter, MREF
  - b. At the T-Bit of the IBI payload's mandatory byte:
    - The Slave shall record its internal timing counter, SC2
    - The Master shall record its internal timing counter, MC2
  - c. The Slave shall transfer the recorded SC1 & SC2 values in the prescribed order.
3. If the IBI request is not accepted, then:
  - The Slave shall continue to increment its own counter for SC1
  - The Slave shall wait for the next opportunity for the IBI request to be issued & accepted
  - When the IBI request is eventually accepted, the Slave shall proceed as described in step 2 above.
4. Evaluating the timing counter data:

If the numbers are non-zero, then the Master calculates the real time interval based on its internal timing counter, using the formula:

$$MTS = MREF - MC2 \times SC1/SC2$$

- If SC1 is zero, then no time information is assigned to the event
- If SC2 is zero, then the scaling shall be done based on the slave device counter's clock frequency as can be read with GETXTIME CCC.

Note that the above method of recovering the target event's timestamp is only suitable for periods during which the Slave clock is appropriately stable. The calibration time available is the duration elapsed between EOSC1 and EOSC2, which in this mode is 9-bit durations on the I3C Bus for the Mandatory Byte. To enable better calibration for Slaves using low-frequency clocks, the Master may optionally use clock stalling during the Mandatory Byte transfer, thus lengthening the calibration window; however, clock stalling has the disadvantage that IBIs will consume more I3C Bus time.

If better calibration is required and clock stalling is not an option, then other, more refined procedures or other Async Modes can be used.

5.1.8.3.2 Async Mode 1: Asynchronous Advanced Mode

1669 Async Mode 1 is an extension of Async Mode 0 that retains EOSC1 and EOSC2, but achieves much higher  
1670 timing accuracy by using a mutually identifiable additional Bus Event (aME), which could be periodic or  
1671 aperiodic. This aME helps in restricting the run of the internal timer counters inside the Slaves. For Async  
1672 Mode 1 the aME event is the I3C SDR Start event. SDR Start is used because it is visible on the I3C Bus to  
1673 both the Master and the Slave. Repeated START is not an aME in Async Mode 1.

1674 After the sensor event occurs, the Slave shall increment its SC1 counter until it detects the first aME (I3C  
1675 SDR Start). The Slave shall count the number of aME events it detects until it receives an ACK to its IBI  
1676 request, and then shall send (after the IBI Mandatory Byte) the value of its internal timer counters SC1 and  
1677 SC2 (just as in Mode 0), followed by the value of the aME event counter (aME\_TICKS). Using this  
1678 information, the Master can accurately derive the time of the sensor event.

1679 To select Async Mode 1, the Master sends the SETXTIME CCC (see *Section 5.1.9.3.20*) with the Sub-  
1680 Command Enter Async Mode 1 (0xEF).

1681 *Figure 25* illustrates the operation of Async Mode 1 for timestamping, including the data transfer sequence.




Figure 25 Asynchronous Mode 1 Timestamp Data Transfer

1684 *Figure 26* shows an example of the Master's interpolation of Slave-generated timestamps using the  
1685 Master's internal time scale.

1686 The horizontal axis represents elapsed time, and the vertical axis shows the values of three separate  
1687 counters:

- 1688 • The Master's internal timer counter (black dashed line) which increments steadily,

- The Slave's internal timer counter (pink solid line), and
  - The Slave's internal aME event counter (brown solid line) which steps at each aME event.
- Events that are visible on the I3C Bus, including EOSC1, EOSC2, and aME events, are indicated by blue vertical dashed lines. Note that the Slave's counter starts incrementing from zero when a sensor event occurs ('Event Occurred'), captures SC1 on first aME ('SCL Posedge'), and resets to zero at each aME.




Figure 26 Async Mode 1 Timestamp Interpolation

### 5.1.8.3.3 Async Mode 2: Async High-Precision Low-Power Mode

Async Mode 2 supports high resolution time measurements, and is ideal for systems with multiple Slaves where higher precision and lower power consumption is needed. Higher precision is achieved by using SCL falling edges as a common coarse timing reference for Master and Slave. Low power is achieved because the Slave need not generate its own clock. Extending resolution requires each Slave to make use of a burst oscillator to interpolate the time between a detected event and the next SCL falling edge. Because the burst oscillator is only turned on for a short period after a detected event, total energy consumption is lower than for any of the other Async Modes.

To select Async Mode 2, the Master sends the SETXTIME CCC (see *Section 5.1.9.3.20*) with the Sub-Command Enter Async Mode 2 (0xF7).

The hardware implementation of Async Mode 2 in the Slave is simple; this is achieved at the expense of somewhat greater complexity on the Master side. Since there are usually many more Slaves than Masters, this is considered a reasonable trade-off. Also, Slave logic (as contrasted with Master logic) often uses a coarser technology node which, although well-suited for the higher-voltage operation that sensors often require, has a higher cost per gate, both in terms of energy and in terms of silicon area.

In Async Mode 2 the Slave timestamp reference clock (SCLK) is derived from the I3C Bus itself (see *Figure 28*), in a manner that depends on the Bus Mode currently in use:

- **I<sup>2</sup>C Mode, I3C SDR Mode, and I3C HDR-DDR Mode:** SCL is used as SCLK
- **I3C HDR-TSL Mode and HDR-TSP Mode:** All transitions (SDA, SCL and both simultaneously) generate SCLK

*Figure 27* and *Figure 29* illustrate that in operation, when the Slave detects a sensor event, the Slave shall turn its burst oscillator on, and shall enable two counters (which shall have been cleared to zero previously):

- **B-Count:** Increments on burst oscillator cycles
- **S-Count:** Increments on SCLK falling edges.


The Slave shall also initiate an IBI at the earliest opportunity (i.e., first Bus Available condition). On the first SCLK falling edge after the detected event, the value of B-Count shall be loaded into register C1. On the second SCLK falling edge, the value of B-Count shall be loaded into register C2. At this time, the burst oscillator shall be turned off, and B-Count may optionally be cleared. Ultimately, when the IBI is acknowledged, the value of S-Count shall be loaded into register C0, while the Slave shall transfer the contents of registers C1, C2, and C0 to the Master.

The Master shall timestamp (i.e., against its own time-base) the time at which it ACKs the IBI from this Slave (specifically, the time of the SCL falling edge during the ACK). The Master will have similar hardware as the Slave for generating SCLK, and shall maintain an S-Count counter which shall run continuously while in Async Mode 2. The Master shall also timestamp (and data-log) its S-Count whenever a change in SCLK frequency occurs. From the count C0 and its own data-log, the Master will be able to reconstruct the time at which C1 and C2 occurred (Tc1 and Tc2, respectively). The Master shall then calculate the time at which the Slave detected the event, using the following formula:


$$T_0 = T_{c1} - (T_{c2} - T_{c1}) * C1 / (C2 - C1)$$

Note that because the Master generates SCL (for I<sup>2</sup>C mode, and for I3C SDR and HDR-DDR Modes), SCL is likely to be a rational fraction of the Master's internal timebase. This should result in a very compact and accurate timestamp relative to this timebase. For I3C HDR-TSL and HDR-TSP Modes accuracy degrades somewhat because the Master doesn't generate the timebase, however high precision among multiple sensors will still be maintained because the timebase is shared (as contrasted with being independently generated in each Slave).


**Figure 27** illustrates the operation of Async Mode 2 for timestamping, including the data transfer sequence. The asynchronous timing data transfer is based on the In-Band Interrupt (IBI) procedure, as described in **Section 5.1.6.2**. Slave Devices that are capable of timestamping Async Mode 2 asynchronous events shall have BCR [7] bit set to 1b'1. As per **Section 5.1.1.2.1**, the Master shall then read the Mandatory Data Byte following the accepted IBI request. Bit [7] shall be set to 1b'1 to indicate that the Slave needs to transfer the timing information of an asynchronous event; if so, then the Master shall read the following bytes and decode the data as previously agreed between the Slave and the Master.



**Figure 27 Example of Asynchronous Mode 2 Timestamp Data Transfer**



**Figure 28 Generating SCLK from SCL and SDA Implementation Example**



**Figure 29 Asynchronous Mode 2 Implementation Example**



#### 5.1.8.3.4 Async Mode 3: Async High-Precision Triggereable Mode

Async Mode 3 has the highest accuracy and/or precision of the four Async Modes. It supports precise time triggering of multiple transducers (supporting applications such as beam forming), followed by precise time measurements of multiple sensors. Async Mode 3 is ideal for systems where higher precision and lower power consumption is needed. Like Async Mode 2, Async Mode 3 achieves higher precision by using SCL falling edges as a common coarse timing reference for Master and Slave. It achieves low power because the Slave need not generate its own clock. To achieve extended resolution, each Slave can make use of a burst oscillator.

To select Async Mode 3, the Master sends the SETXTIME CCC (see [Section 5.1.9.3.20](#)) with the Sub-Command Enter Async Mode 3 (0xFB).

The hardware implementation of Async Mode 3 in the Slave is simple; this is achieved at the expense of somewhat greater complexity on the Master side. Since there are usually many more Slaves than Masters, this is considered a reasonable trade-off. Also, Slave logic (as contrasted with Master logic) often uses a coarser technology node which, although well-suited for the higher-voltage operation that sensors often require, has a higher cost per gate, both in terms of energy and in terms of silicon area.

In Async Mode 3, as in Async Mode 2, the Slave timestamp reference clock (SCLK) is derived from the I3C Bus itself (see [Figure 28](#)), in a manner that depends on the Bus Mode currently in use:

- **I<sup>2</sup>C Mode, I3C SDR Mode, and I3C HDR-DDR Mode:** SCL is used as SCLK
- **I3C HDR-TSL Mode and I3C HDR-TSP Mode:** All transitions (SDA, SCL and both simultaneously) generate SCLK

Figure 31 illustrates that in operation, the Master shall initiate a sync by sending the SETXTIME CCC with the Sub-Command Async Trigger (0xFD). On the falling SCL edge during the related T-Bit, the Master and Slaves shall clear and enable their respective S-Count counters (which increment on SCLK falling edges). The fine delay settings are calibrated by a prior execution of this instruction (the burst oscillator used in the trigger is the same that is used in the timestamping operation. Therefore, the calibration that was done during the timestamp operation becomes the calibration for the Trigger. The Fine delay setting shall then have been determined by the Master after measuring the Slave's oscillator count over a given interval against the Masters own timebase. Note that if the Master sets the Slave's Coarse delay setting to 0, then the delay shall only depend upon the Fine Delay Setting. However, some variation will inevitably exist among the burst oscillators of the several Slaves, resulting in relative timing errors that increase with longer delay settings. Using Coarse in conjunction with Fine for longer delays can minimize this, but in order to have predictable delays the Master must predictably control SCL during the programmed delay interval. The Master can do so by choosing a commonly supported Mode and frequency (among the Slaves) of SCL for the delay interval required. After the transducers are pulsed, the sensors will be ready to detect events. When the sensor detects an event (see [Figure 30](#) and [Figure 32](#)), the Slave shall turn its burst oscillator on, and shall enable its B-Count counter (which shall have been previously cleared to zero). The Slave shall then initiate an IBI at the earliest opportunity (i.e., first Bus Available condition).

At the first SCLK falling edge after the sensor detects the event, the value of the S-Count counter shall be loaded into register C0, and the value of the B-Count counter shall be loaded into register C1. On the second SCLK falling edge, the value of the B-Count counter shall be loaded into register C2. At this time, the burst oscillator shall be turned off, the S-Count counter shall stop, and the B-Count counter may optionally be cleared. When the IBI is acknowledged, the Slave shall transfer the contents of registers C1, C2, and C0 to the Master.

The Master will have hardware similar to the Slave for generating SCLK, and shall maintains an S-Count counter that is cleared and starts counting on the same SCLK edge as the Slave. The Master's S-Count counter shall run continuously while in Async Mode 3 (following the sync pulse). The Master shall also timestamp (and data-log) its S-Count whenever a change in frequency of SCLK occurs. From the count C0 and its own data-log, the Master will be able to reconstruct the time at which C1 and C2 occurred (Tc1 and


Tc2, respectively). The Master shall then calculate the time at which the Slave detected the event, using the following formula:

$$T_0 = T_{c1} - (T_{c2} - T_{c1}) * C_1 / (C_2 - C_1)$$


Note that since the Master generates SCL (for I<sup>2</sup>C Mode, and for I3C SDR and HDR-DDR Modes), SCL is likely to be a rational fraction of the Master's internal timebase. This should result in a very compact and accurate timestamp relative to this timebase. For I3C HDR-TSL and HDR-TSP Modes (see **Figure 28**), accuracy is somewhat degraded because the Master doesn't generate the timebase. However, high precision among multiple sensors is maintained because the timebase is shared (as contrasted with being independently generated in each Slave).

**Figure 30** illustrates the operation of Async Mode 3 for triggering, while **Figure 31** and **Figure 32** show timestamping, including the data transfer sequence.

The asynchronous timing data transfer is based on the In-Band Interrupt (IBI) procedure, as described in **Section 5.1.6.2**. Slave Devices that are capable of timestamping Async Mode 3 asynchronous events shall have BCR [7] bit set to 1b'1. As per **Section 5.1.1.2.1**, the Master shall then read the Mandatory Data Byte following the accepted IBI request, and decode the data as previously agreed between the Slave and the Master.




**Figure 30 Example of Asynchronous Mode 3 Triggering**



**Figure 31 Example of Asynchronous Mode 3 Timestamp Data Transfer**

Implementation Example:



**Figure 32 Asynchronous Mode 3 Implementation Example**

### 5.1.9 Common Command Codes (CCC)

Common Command Codes (CCCs) are globally supported commands that can be transmitted either directly to a specific I3C Slave Device, or to all I3C Slave Devices simultaneously. This Section specifies how CCCs are transmitted on the I3C Bus, how each CCC functions, and which CCCs I3C Devices are required to support.

#### 5.1.9.1 CCC Command Format

The CCC Command Protocol is only formatted using I3C SDR, and always starts with the I3C Broadcast Address (7'h7E). That is, after a START or Repeated START, the Address of a CCC Command shall always be a 7'h7E and the RnW bit shall always be a Write.

All I3C Slaves shall recognize both the 7'h7E Broadcast Address, and their own Dynamic Address once it has been assigned. The I3C Master shall issue a CCC Command both before and after I3C Dynamic Addresses are assigned.

**Note:**

*Because the I<sup>2</sup>C Specification ([NXP01] Section 3.1.12) reserves the Address value 7'h7E, no Legacy I<sup>2</sup>C Slave will match the I3C Broadcast Address.*

There are three categories of CCC Command:

1. **Broadcast Write:** A Broadcast Write CCC is seen by all I3C Slaves. All Slaves shall inspect every received Broadcast command, even if the Slave then ignores the Broadcast command.

Every Broadcast Write CCC Command ends with a Repeated START or a STOP, except ENTDAAs (see **Section 5.1.9.3.4**) which always ends with a STOP.

**Note:**

*If the CCC Command enters a Mode, then the new Mode ends according to its own rules.*

2. **Direct Write:** A Direct Write CCC is directed to one or more specific I3C Slaves, selected by the Slave Dynamic Address(es).

Every Direct Write CCC Command ends with a STOP or a Repeated START, followed by the I3C Broadcast Address (7'h7E).

3. **Direct Read:** A Direct Read CCC reads data from one or more specific I3C Slaves, selected by the Slave Dynamic Address(es).

Every Direct Read CCC Command ends with a STOP or a Repeated START, followed by the I3C Broadcast Address (7'h7E).

All CCC Commands share the same general Frame format, which is shown in **Figure 33**, except for the ENTDAAs CCC (see **Section 5.1.9.3.4**) which always ends with a STOP. Each CCC Command has a unique Command Code. The fields within this Frame format are detailed in **Table 14**.

<b>S</b>	<b>7'h7E</b>	<b>Command Code</b>	<b>Data (Optional)</b>	<b>Sr</b>
<b>Sr</b>	/ W / ACK	/ T	(Broadcast CCC only) / T	<b>P</b>

**Figure 33 CCC General Frame Format**

1857

**Table 14 CCC Frame Field Definitions**

Field	Definition	
<b>S or Sr</b>	A CCC always begins with either START, or Repeated START.	
<b>7'h7E / W / ACK</b>	This field has three parts:	
	<b>7'h7E</b>	The CCC Frame starts with the global Broadcast Address, so that all I3C Slaves on the Bus will see the CCC Code that follows.
	<b>W</b>	The Write Bit is clear (value 1'b0), indicating that the Master is writing a Message to the Slaves. This Message always includes the CCC Code, and may optionally include further Data, depending upon the value of the CCC Code.
	<b>ACK</b>	The collective ACK (SDA driven Low) by 1 or more I3C Slaves.
<b>Command Code / T</b>	An 8 bit value indicating which command is being sent, followed by a T-Bit. All defined Command Code values are specified in <b>Section 5.1.9.3</b> .	
<b>Data (Optional) / T</b>	This field is only used with Broadcast CCC Messages, and is followed by a T-Bit. <b>Section 5.1.9.3</b> specifies, for each defined CCC Code, how much Data (if any) appears here.	
<b>Sr or P</b>	A CCC always ends with either Repeated START, or STOP.	

#### 5.1.9.2 Broadcast CCCs vs Direct CCCs

1858 The Command Code space is divided into Broadcast Commands and Direct Commands:

- 1859 • Broadcast Commands are Command Codes 0x00 to 0x7F
- 1860 • Direct Commands are Command Codes from 0x80 to 0xFE
- 1861 • Command Code 0xFF is reserved.

1862 As a result, a Slave can easily determine whether a received Command is being Broadcast to all Slaves on  
1863 the I3C Bus (1'b0), or is a Direct Command (1'b1) intended only for the particular Slave, by inspecting Bit  
1864 7 (MSb) of the Command Code.

#### 5.1.9.2.1 End of a CCC Command

1865 A CCC Command shall end in one of the following three I3C Bus conditions:

- 1866 • A STOP after the Command or Data
- 1867 • For a Broadcast Command, a Repeated START (for any Address value)
- 1868 • For a Direct Command, a Repeated START followed by 7'h7E (which may be the start of a new  
1869 CCC, or may be followed by a Repeated START)

1870 If the CCC Command enters a Mode, then the Mode ends according to its own rules.

1871 A 7'h7E following a Repeated START to end a Direct CCC may start another CCC, or may be followed by  
1872 a Repeated START.


1873 Although not a normal use, the Master may terminate a Direct CCC Command without addressing any  
1874 Slave.

1875 If the Master invalidly terminates the data associated with a CCC prematurely, then the Slave shall use best  
1876 efforts to handle the termination and ascertain the proper course of action. That is, the Slave may choose to  
1877 disregard the event with no effect, or the Slave may process a partial impact from the incomplete data.

### 5.1.9.2.2 Framing Model for Direct CCC Commands

In Direct CCC Commands the Frame contains first the Command Code, then one or more Repeated STARTs, then the Address of the targeted Slave Device, followed by Data, and finally either a STOP, or a Repeated START and 7'h7E.

A single Direct CCC Command may also optionally address more than one Slave Device. To do this, one additional block is inserted before the final 7'h7E for each additional desired Slave Device (see **Figure 34**). Each such block consists of Repeated START, the Slave Address of the additional desired Slave Device, and the Data to be sent to that Slave Device.



**Figure 34 Direct CCC Framing Model**

Each addressed Slave Device may either ACK or NACK the Direct CCC Command. For a Read request, the Slave Device then returns the requested data in accordance with the SDR Standard Read model.

Slaves terminate the Read in I3C, and future Direct Get CCC definitions could be extended to include additional data bytes, beyond those specified in this version of the I3C Specification. As a result, all I3C Masters Devices shall ignore any additional, unrecognized data bytes (i.e. more data bytes than this Specification defines for the given CCC Command) that the Slave Device might return in response to a Direct Get CCC.

### 5.1.9.2.3 Retry Model for Direct GET CCC Commands

I3C mandates a single-retry model for Direct GET CCC Commands.

Recall that a Direct GET CCC Command first sends an overall GET command to all Slave Devices using the Broadcast Address 7'h7E, and then sends targeted Slave Address(es) in order to stimulate per-Slave response(s). This requires the Slave to be in a state allowing an immediate response if its Address is transmitted, but also to be prepared for its Address not to be transmitted (and therefore for the Slave not to have to actually respond). For Direct GET CCC Commands that the Slave supports in hardware, such as those dealing with information locally known within the Slave (like GETBCR), this requirement generally presents no issues. But for Direct GET CCCs supported by the Slave's system, or those supported by software in the Slave, it's possible that the Slave might not be able to respond to the Direct GET CCC in time.

Such situations are handled with the following single-retry model, which applies to Direct GET CCC Commands only.

If a Slave cannot provide a response to a Direct GET CCC Command in time, then:

1. The Slave shall NACK its Address.
2. The Master shall then emit a Repeated START, followed by the Slave Address. Note that this is a second transmission of the Slave Address. This gives the Slave extra time to prepare its response. As a further measure to give the Slave even more time to prepare its response, the Master may optionally also employ a clock delay (as per **Section 5.1.2.5**) after the Slave's NACK and before the Master's Repeated START.
3. The Slave should respond to the retry attempt in step 2 with anACK, and then transmit the results requested by the Direct GET CCC.

1914 This Retry Model is limited to a single retry. Any Slave still unable (for any reason) to respond to the retry  
1915 attempt from step 2 will NACK it. If a Slave NACKs the second attempt in step 2, then the Master shall not  
1916 attempt further retries to that Slave.

1917 Note that step 2 only occurs if the Slave NACKs the original Direct GET CCC request. As a result, this  
1918 retry model never imposes a time penalty, except in cases where the Slave actually needs the extra time.



### 5.1.9.3 CCC Command Definitions

Every I3C Common Command Code (CCC) marked as ‘Required’ in **Table 15** shall be supported by all I3C Master Devices and by all I3C Slave Devices. When a non-‘Required’ CCC is supported by an I3C Device, it shall be implemented as defined in this Specification.

**Table 15 I3C Common Command Codes**

Command Code	CCC Type	Required	Command Name	Default	Section	Brief Description
<b>0x00</b>	Broadcast	Y	<b>ENEC</b> Enable Events Command	Y	<b>5.1.9.3.1</b>	Enable Slave event driven interrupts
<b>0x01</b>	Broadcast	Y	<b>DISEC</b> Disable Events Command	N	<b>5.1.9.3.1</b>	Disable Slave event driven interrupts
<b>0x02</b>	Broadcast	Y <sup>1</sup>	<b>ENTAS0</b> Enter Activity State 0	Y	<b>5.1.9.3.2</b>	Set Activity Mode to State 0 (normal operation)
<b>0x03</b>	Broadcast	N <sup>1</sup>	<b>ENTAS1</b> Enter Activity State 1	N	<b>5.1.9.3.2</b>	Set Activity State 1
<b>0x04</b>	Broadcast	N <sup>1</sup>	<b>ENTAS2</b> Enter Activity State 2	N	<b>5.1.9.3.2</b>	Set Activity State 2
<b>0x05</b>	Broadcast	N <sup>1</sup>	<b>ENTAS3</b> Enter Activity State 3	N	<b>5.1.9.3.2</b>	Set Activity State 3
<b>0x06</b>	Broadcast	Y	<b>RSTDAA</b> Reset Dynamic Address Assignment	–	<b>5.1.9.3.3</b>	Forget current Dynamic Address and wait for new assignment
<b>0x07</b>	Broadcast	Y	<b>ENTDAA</b> Enter Dynamic Address Assignment	–	<b>5.1.9.3.4</b>	Entering Master initiation of Slave Dynamic Address Assignment. Don't participate if the Slave already has an Address assigned.
<b>0x08</b>	Broadcast	N	<b>DEFSLVS</b> Define List of Slaves	–	<b>5.1.9.3.7</b>	Master defines Dynamic Address, DCR Type, and Static Address (or 0) per Slave
<b>0x09</b>	Broadcast	Y <sup>6</sup>	<b>SETMWL</b> Set Max Write Length	–	<b>5.1.9.3.5</b>	Maximum write length in a single command
<b>0x0A</b>	Broadcast	Y <sup>7</sup>	<b>SETMRL</b> Set Max Read Length	–	<b>5.1.9.3.6</b>	Maximum read length in a single command
<b>0x0B</b>	Broadcast	N	<b>ENTTM</b> Enter Test Mode	–	<b>5.1.9.3.8</b>	Master has entered Test Mode
<i>0x0C – 0x1F</i>	–	–	<i>MIPI Reserved</i>	–	–	<i>Reserved for future use by MIPI Alliance</i>
<b>0x20</b>	Broadcast	N <sup>3</sup>	<b>ENTHDR0</b> Enter HDR Mode 0	–	<b>5.1.9.3.9</b>	Master has entered HDR – DDR Mode
<b>0x21</b>	Broadcast	N <sup>3</sup>	<b>ENTHDR1</b> Enter HDR Mode 1	–	<b>5.1.9.3.9</b>	Master has entered HDR – TSP Mode
<b>0x22</b>	Broadcast	N <sup>3</sup>	<b>ENTHDR2</b> Enter HDR Mode 2	–	<b>5.1.9.3.9</b>	Master has entered HDR – TSL Mode
<b>0x23</b>	Broadcast	N <sup>3</sup>	<b>ENTHDR3</b> Enter HDR Mode 3	–	–	<i>Master has entered HDR - Future</i>



Command Code	CCC Type	Required	Command Name	Default	Section	Brief Description
<b>0x24</b>	Broadcast	N <sup>3</sup>	<b>ENTHDR4</b> Enter HDR Mode 4	–	–	Master has entered HDR - Future
<b>0x25</b>	Broadcast	N <sup>3</sup>	<b>ENTHDR5</b> Enter HDR Mode 5	–	–	Master has entered HDR - Future
<b>0x26</b>	Broadcast	N <sup>3</sup>	<b>ENTHDR6</b> Enter HDR Mode 6	–	–	Master has entered HDR - Future
<b>0x27</b>	Broadcast	N <sup>3</sup>	<b>ENTHDR7</b> Enter HDR Mode 7	–	–	Master has entered HDR - Future
<b>0x28</b>	Broadcast	N	<b>SETXTIME</b> Exchange Timing Information	–	<b>5.1.9.3.20</b>	Framework for exchanging event timing information
<b>0x29 – 0x48</b>	–	–	MIPI Sensor WG Reserved	–	–	Reserved for future use by MIPI Sensor WG
<b>0x49 – 0x57</b>	Broadcast	–	MIPI Reserved for other WG's – Broadcast CCCs	–	–	Reserved for future use by other MIPI Working Groups
<b>0x58 – 0x5B</b>	Broadcast	–	MIPI Debug WG Reserved – Broadcast CCCs	–	–	Reserved for use by MIPI Debug Working Group
<b>0x5C – 0x60</b>	Broadcast	–	MIPI RIO WG Reserved – Broadcast CCCs	–	–	Reserved for use by MIPI RIO Working Group
<b>0x61 – 0x7F</b>	Broadcast	–	Vendor Extension – Broadcast CCCs	–	–	For Vendor use
<b>0x80</b>	Direct	Y	<b>ENEC</b> Enable Events Command	Y	<b>5.1.9.3.1</b>	Enable Slave event driven interrupts
<b>0x81</b>	Direct	Y	<b>DISEC</b> Disable Events Command	N	<b>5.1.9.3.1</b>	Disable Slave event driven interrupts
<b>0x82</b>	Direct	Y <sup>1</sup>	<b>ENTAS0</b> Enter Activity State 0	Y	<b>5.1.9.3.2</b>	Set Activity Mode to State 0 (normal operation)
<b>0x83</b>	Direct	N <sup>1</sup>	<b>ENTAS1</b> Enter Activity State 1	N	<b>5.1.9.3.2</b>	Set activity State 1
<b>0x84</b>	Direct	N <sup>1</sup>	<b>ENTAS2</b> Enter Activity State 2	N	<b>5.1.9.3.2</b>	Set activity State 2
<b>0x85</b>	Direct	N <sup>1</sup>	<b>ENTAS3</b> Enter Activity State 3	N	<b>5.1.9.3.2</b>	Set activity State 3
<b>0x86</b>	Direct	Y	<b>RSTDAA</b> Reset Dynamic Address Assignment	–	<b>5.1.9.3.3</b>	Forget current Dynamic Address and wait for new assignment
<b>0x87</b>	Direct Set	N	<b>SETDASA</b> Set Dynamic Address from Static Address	–	<b>5.1.9.3.10</b>	Master assigns a Dynamic Address to a Slave with a known Static Address.
<b>0x88</b>	Direct Set	Y	<b>SETNEWDA</b> Set New Dynamic Address	–	<b>5.1.9.3.11</b>	Master assigns a new Dynamic Address to any I3C Slave

Command Code	CCC Type	Required	Command Name	Default	Section	Brief Description
<b>0x89</b>	Direct Set	Y <sup>2</sup>	<b>SETMWL</b> Set Max Write Length	–	<b>5.1.9.3.5</b>	Maximum write length in a single command
<b>0x8A</b>	Direct Set	Y <sup>2</sup>	<b>SETMRL</b> Set Max Read Length	–	<b>5.1.9.3.6</b>	Maximum read length in a single command
<b>0x8B</b>	Direct Get	Y <sup>2</sup>	<b>GETMWL</b> Get Max Write Length	–	<b>5.1.9.3.5</b>	Get Slave's maximum possible write length
<b>0x8C</b>	Direct Get	Y <sup>2</sup>	<b>GETMRL</b> Get Max Read Length	–	<b>5.1.9.3.6</b>	Get a Slave's maximum possible read length
<b>0x8D</b>	Direct Get	Y	<b>GETPID</b> Get Provisional ID	–	<b>5.1.9.3.12</b>	Get a Slave's Provisional ID
<b>0x8E</b>	Direct Get	Y	<b>GETBCR</b> Get Bus Characteristics Register	–	<b>5.1.9.3.13</b>	Get a Device's Bus Characteristic Register (BCR)
<b>0x8F</b>	Direct Get	Y	<b>GETDCR</b> Get Device Characteristics Register	–	<b>5.1.9.3.14</b>	Get a Device's Device Characteristics Register (DCR)
<b>0x90</b>	Direct Get	Y	<b>GETSTATUS</b> Get Device Status	–	<b>5.1.9.3.15</b>	Get a Device's operating status
<b>0x91</b>	Direct Get	N	<b>GETACCMST</b> Get Accept Mastership	–	<b>5.1.9.3.16</b>	Current Master is requesting and confirming a Bus Mastership from a Secondary Master
0x92	–	–	<i>MIPI Sensor WG Reserved</i>	–	–	<i>Reserved for future use by MIPI Sensor WG</i>
<b>0x93</b>	Direct Set	N	<b>SETBRGTGT</b> Set Bridge Targets	–	<b>5.1.9.3.17</b>	Master tells Bridge (to/from I <sup>2</sup> C, SPI, UART, etc.) what endpoints it is talking to (by Dynamic Address and type/ID).
<b>0x94</b>	Direct Get	N <sup>4</sup>	<b>GETMXDS</b> Get Max Data Speed	–	<b>5.1.9.3.18</b>	Master asks Slave for its SDR Mode max. Read and Write data speeds (& optionally max. Read Turnaround time)
<b>0x95</b>	Direct Get	N <sup>5</sup>	<b>GETHDCAP</b> Get HDR Capability	–	<b>5.1.9.3.19</b>	Master asks Slave what HDR Modes it supports
0x96 – 0x97	–	–	<i>MIPI Sensor WG Reserved</i>	–	–	<i>Reserved for future use by MIPI Sensor WG</i>
<b>0x98</b>	Direct	N	<b>SETXTIME</b> Set Exchange Timing Information	–	<b>5.1.9.3.20</b>	Framework for exchanging event timing information
<b>0x99</b>	Direct	N	<b>GETXTIME</b> Get Exchange Timing Information	–	<b>5.1.9.3.21</b>	Framework for exchanging event timing information
0x9A – 0xBF	<i>Direct</i>	–	<i>MIPI Sensor WG Reserved – Direct CCCs</i>	–	–	<i>Reserved for future use by MIPI Sensor WG</i>

Command Code	CCC Type	Required	Command Name	Default	Section	Brief Description
0xC0 – 0xD6	Direct	–	MIPI Reserved for other WG's – Direct CCCs	–	–	Reserved for future use by MIPI Sensor WG
0xD7 – 0xDA	Direct	–	MIPI Debug WG Reserved – Direct CCCs	–	–	Reserved for use by MIPI Debug WG
0xDB – 0xDF	Direct	–	MIPI RIO WG Reserved – Direct CCCs	–	–	Reserved for use by MIPI RIO WG
0xE0 – 0xFE	Direct	–	Vendor Extension – Direct CCCs	–	–	For Vendor use
0xFF	–	–	MIPI Sensor WG Reserved	–	–	Reserved for future use by MIPI Sensor WG

**Note:**

- 1) Slave Devices shall be permitted to self-power-manage based on this information.
- 2) This CCC shall be supported by Devices capable of transporting 16 or more sequential bytes.
- 3) All I3C compliant Slaves shall recognize that the Bus is entering an HDR Mode, and detect the HDR Exit Pattern.
- 4) This CCC shall be supported by Slave Devices with Bus Control Register (BCR) Bit [0] set to 1'b1.
- 5) This CCC shall be supported by Slave Devices that support any HDR Mode.
- 6) See **Section 5.1.9.3.5 Set/Get Max Write Length (SETMWL/GETMWL)**.
- 7) See **Section 5.1.9.3.6 Set/Get Max Read Length (SETMRL/GETMRL)**.

### 5.1.9.3.1 Enable/Disable Slave Events Command (ENEC/DISEC)

These four Direct (*Table 16*) or Broadcast (*Table 17*) CCCs allows the Master to control when Slave-initiated traffic is (Enable) vs. is not (Disable) allowed on the I3C Bus. This control governs a Slave's attempts to request an Interrupt (ENINT/DISINT), to request Mastership (ENMR/DISMR), or to signify a Hot-Join event (ENHJ/DISHJ).

**Table 16 ENEC/DISEC Format 1: Direct**

S	7'h7E / W / ACK	Direct ENEC/DISEC CCC / T	Sr	Slave Addr / W / ACK	En/Dis Slave Event Byte / T	Sr	7'h7E
							P

**Table 17 ENEC/DISEC Format 2: Broadcast**

S	7'h7E / W / ACK	Broadcast ENEC/DISEC CCC / T	Enable/Disable Slave Event Byte / T		Sr	7'h7E
Sr						P

*Table 18* and *Table 19* show the bits to set in the Slave Event Byte to enable and disable, respectively, the four supported I3C Slave/Secondary Master event types. Reserved bits are for future MIPI use.

**Table 18 Enable Slave Events Command Byte Format**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved				ENHJ	Reserved	ENMR	ENINT

**Table 19 Disable Slave Events Command Byte Format**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved				DISHJ	Reserved	DISMR	DISINT

The supported I3C Slave/Secondary Master event types are:

- **Slave Interrupt Requests:** Enable (ENINT) / Disable (DISINT)  
These bits allow the Master to control when Slave-initiated Interrupts are (ENINT) and are not (DISINT) allowed on the I3C Bus.
- **Mastership Requests:** Enable (ENMR) / Disable (DISMR)  
These bits allow the Current Master to control when Mastership requests from Secondary Masters are (ENMR) and are not (DISMR) allowed on the I3C Bus.
- **Hot-Join Event:** Enable (ENHJ) / Disable (DISHJ)  
These bits allow the Master to control when Slave-initiated Hot-Join is (ENHJ) and is not (DISHJ) allowed on the I3C Bus. The Master can Broadcast this CCC in order to command Devices to refrain from making Dynamic Address Assignment requests until later authorized by the Master, in case the Master isn't ready to service the Hot-Joining Device(s). (Hot-Join events are asynchronous.)

### 5.1.9.3.2 Enter Activity State 0–3 (ENTAS0–ENTAS3)

These four Direct (*Table 20*) and four Broadcast (*Table 21*) CCCs allow the Master to inform one or all Slave Devices that it will not be active on the I3C Bus for an approximated amount of time, so that the Slave Devices may use a lower power state during that period. There is one Direct CCC and one Broadcast CCC per Activity State. All I3C Slave Devices shall maintain I3C communications capabilities in all Activity States.

**Table 20 ENTASx Format 1: Direct**

S	7'h7E / W / ACK	Direct ENTASx CCC / T	Sr	Slave Addr / W / ACK	Sr	7'h7E
					P	

**Table 21 ENTASx Format 2: Broadcast**

S	7'h7E / W / ACK	Broadcast ENTASx CCC / T	Sr	7'h7E
Sr			P	

*Table 22* below gives the expected minimum Bus activity interval for each Activity State.

**Table 22 Enter Activity State CCCs (ENTASx)**

CCC	Activity State	Minimum Bus Activity Interval
ENTAS0	Activity State 0	1 µSec: Latency-free operation
ENTAS1	Activity State 1	100 µSec
ENTAS2	Activity State 2	2 mSec
ENTAS3	Activity State 3	50 mSec: Lowest-activity operation

### 5.1.9.3.3 Reset Dynamic Address Assignment (RSTDAA)

This Direct (*Table 23*) or Broadcast (*Table 24*) CCC indicates to one or all I3C Devices that the Master requires them to clear/reset their Master-assigned Dynamic Address. After clearing their Dynamic Address, the Devices are ready to participate in a Dynamic Address Assignment procedure, per *Section 5.1.4*.

**Table 23 RSTDAA Format 1: Direct**

S	7'h7E / W / ACK	Direct RSTDAA CCC / T	Sr	Slave Addr / W / ACK	Sr	7'h7E
					P	

**Table 24 RSTDAA Format 2: Broadcast**

S	7'h7E / W / ACK	Broadcast RSTDAA CCC / T	Sr	7'h7E
Sr			P	

#### 5.1.9.3.4 Enter Dynamic Address Assignment (ENTDAA)

This Broadcast CCC (**Table 25**) indicates to all I3C Devices that the Master requires them to enter the Dynamic Address Assignment procedure described in **Section 5.1.4**. Slave Devices that already have a Dynamic Address assigned shall not respond to this command.

To exit from ENTDAA mode, the Master shall issue a STOP, and shall not use a Repeated START.

**Table 25 ENTDAA Format**

<b>S</b>	<b>7'h7E</b> / W / ACK	<b>ENTDAA CCC</b> / T	<b>P</b>
<b>Sr</b>			

#### 5.1.9.3.5 Set/Get Max Write Length (SETMWL/GETMWL)

These Direct and Broadcast CCCs (Direct Set or Get in **Table 26**, Broadcast Set in **Table 27**) allow the I3C Master to Set or Get a maximum data write length in bytes for one Slave Device. This Max Write Length does not affect data write lengths for Broadcast CCCs. The Set/Get Max Write Length value is transmitted over two bytes, with the most significant byte (MSb) transmitted first. The minimum value that Max Write Length can be set to is 8.

This CCC is required if (and only if) any private Write Message(s) and/or any extended Write CCC(s) implemented by the Slave Device support a variable limit on the maximum number of data bytes per Message, and this limit is greater than 8 bytes. This allows the Slave to limit the number of bytes the Master sends. A Slave Device with no such settable limit may optionally support this CCC, but is not expected to do so.

**Table 26 Direct SETMWL/GETMWL Format**

<b>S</b>	<b>7'h7E</b> / W / ACK	<b>SETMWL or GETMWL CCC</b> / T	<b>Sr</b>	<b>Slave Addr</b> / RnW / ACK	<b>MWL MSb</b> / T	<b>MWL LSb</b> / T	<b>Sr</b>	<b>7'h7E</b>
							<b>P</b>	

**Table 27 Broadcast SETMWL Format**

<b>S</b>	<b>7'h7E</b> / W / ACK	<b>SETMWL CCC</b> / T	<b>MWL MSb</b> / T	<b>MWL LSb</b> / T	<b>Sr</b>	<b>7'h7E</b>
					<b>P</b>	

### 5.1.9.3.6 Set/Get Max Read Length (SETMRL/GETMRL)

These Direct and Broadcast CCCs (Direct Set or Get in **Table 28**, Broadcast Set in **Table 29**) allow the I3C Master to Set or Get a maximum data read length, and optionally a maximum IBI payload size.

The Set/Get Max Read Length value is transmitted over the first two bytes, with most significant byte (MSb) transmitted first. The minimum value to which Max Read Length can be set is 16.

For devices with BCR bit 2 set to 1'b1, the Max IBI payload size value is added as a third byte, where a value of 0 indicates an unlimited payload size. If Timing Control is used, then the minimum IBI payload size is either four bytes or five bytes. If Timing Control (see **Section 5.1.8**) is not used, then the minimum IBI payload size is one (one byte).

This CCC is optional for the Slave, with two exceptions:

1. This CCC is required if both (a) any private Read Request Message(s) and/or any extended Read Request CCC(s) implemented by the Slave support a variable limit on the maximum number of data bytes that the Slave may return per Message, and (b) this limit is greater than 16 bytes.
2. This CCC is required if the Slave both (a) supports an IBI Payload (as indicated with BCR bit 1), and (b) will transmit more than one byte of private payload (not counting Timing Control bytes, when Timing Control used).

**Table 28 Direct SETMRL/GETMRL Format**

S	7'h7E / W / ACK	SETMRL or GETMRL CCC / T	Sr	Slave Addr / RnW / ACK	MRL MSb / T	MRL LSb / T	IBI Payload Size / T	Sr	7'h7E
									P

**Table 29 Broadcast SETMRL Format**

S	7'h7E / W / ACK	SETMRL CCC / T	MRL MSb / T	MRL LSb / T	IBI Payload Size / T	Sr	7'h7E
							P

### 5.1.9.3.7 Define List of Slaves (DEFSLVs)

This Broadcast CCC (**Table 30**) is only relevant to Secondary Masters, which may independently elect either to respond to this CCC, or to ignore it. This CCC tells Secondary Master Devices what Slaves are present on the I3C Bus, via four consecutive Data Bytes per Slave. First the Current Master identifies itself by transmitting its own data in the first set of four data bytes, using the value 7'h7E as the Static Address. Then each additional Slave on the I3C Bus Slave is represented by a further set of four data bytes.

**Table 30 DEFSLVs Format**

				Describes Current Master				Describes First Slave (Any additional Slaves will follow)					
S	7'h7E / W / ACK	DEFSLVs CCC / T	Count / T	Dynamic Addr Master / T	DCR Type Master / T	BCR Type Master / T	Static Addr 7'h7E / T	Dynamic Addr 0 / T	DCR Type 0 / T	BCR Type 0 / T	Static Addr 0 / T	Sr	7'h7E
													P

Count is the number of Slaves present on the I3C Bus. Each Slave is represented by a set of four data bytes:

1. **Dynamic Address:** The 7 most significant bits (Bits [7:1]) contain the current value of the Slave's Main Master-assigned 7-bit Dynamic Address, and the least significant bit (Bit [0]) is filled with the value 1'b0. For Legacy I<sup>2</sup>C Devices, the value of the Dynamic Address shall be 7'h00.

- 2004 2. **DCR Type:** The Slave's Device Characteristics Register value, or 0x00 if unknown. For Legacy  
2005 I2C Devices the value of the DCR Type shall be the Device's LVR value.
- 2006 3. **BCR Type:** The Slave's Bus Characteristics Register value, or 0x00 if unknown.
- 2007 4. **Static Address:** The Slave's original 7-bit static I<sup>2</sup>C Address in the 7 most significant bits  
2008 (Bits [7:1]) with the least significant bit (Bit [0]) filled with the value 1'b0. If no Static Address,  
2009 then the value shall be 7'h00.
- 2010 For a Legacy I<sup>2</sup>C Device, the value of the Dynamic Address field will be 7'h00, and the DCR field will  
2011 contain the value of the Device's Legacy Virtual Register (LVR).
- 2012 The Master shall not send the DEFSLVS CCC unless at least one Secondary Master Device is present on  
2013 the I3C Bus. The Master shall send the DEFSLVS CCC following every "Hot-Join" event.

### 5.1.9.3.8 Enter Test Mode (ENTTM)

2014 This Broadcast CCC (*Table 31*) informs all I3C Devices that the Master is entering a specified Test Mode  
2015 during manufacturing or Device test. The Enter Test Mode command Frame format includes a byte that  
2016 specifies which Test Mode to enter. Supporting I3C Devices shall enter the indicated Test Mode upon  
2017 receipt of the Enter Test Mode CCC. *Table 32* lists the defined Test Mode byte values.

2018 **Table 31 ENTTM Format**

S	7'h7E / W / ACK	ENTTM CCC / T	Test Mode Byte / T	Sr	7'h7E
				P	

2019 **Table 32 ENTTM Test Mode Byte Values**

Byte Value	I3C Test Mode	Description
0x00	Exit Test Mode	This value removes all I3C Devices from Test Mode
0x01	Vendor Test Mode	This value indicates that I3C Devices shall return a random 32-bit value in the Provisional ID during the Dynamic Address Assignment procedure
0x02 – 0xFF	MIPI Reserved	Reserved for future use by the MIPI Alliance

### 5.1.9.3.9 Enter HDR Mode 0–7 (ENTHDR0–ENTHDR7)

2020 These eight Broadcast CCCs inform all I3C Devices that the Bus is being switched into the indicated HDR  
2021 Mode. See the indicated Section of this Specification for further details on each HDR Mode.

2022 **Table 33 Enter HDR Mode CCCs (ENTHDRx)**

CCC	Enter HDR Mode	Mode Name	See Section
ENTHDR0	HDR Mode 0	HDR-DDR	<b>Section 5.2.2</b>
ENTHDR1	HDR Mode 1	HDR-TSP	<b>Section 5.2.3</b>
ENTHDR2	HDR Mode 2	HDR-TSL	<b>Section 5.2.3</b>
ENTHDR3 to ENTHDR7	HDR Modes 3-7	Reserved for future definition by MIPI Alliance	



### 5.1.9.3.10 Set Dynamic Address from Static Address (SETDASA)

This CCC (*Table 34* and *Table 35* illustrate the two distinct command formats) allows the Master to assign a Dynamic Address to one Slave using the Slave's Static Address. This is faster than the ENTDAAC Dynamic Address Assignment procedure (see *Section 5.1.9.3.4*). The SETDASA CCC should be used before the ENTDAAC CCC is used; all Slaves without assigned Dynamic Addresses will respond to the ENTDAAC CCC.

**Note:**

*The SETDASA Command Code is unusual in that it addresses the desired I3C Device by its I<sup>2</sup>C Static Address, rather than by its Dynamic Address. As a result, this CCC can only be sent to a Slave that has an I<sup>2</sup>C Static Address.*

The newly assigned Address is transmitted in the Dynamic Address Byte shown in *Table 34*, where the 7 most significant bits (Bits [7:1]) contain the 7-bit Dynamic Address, and the least significant bit (Bit [0]) is filled with the value 1'b0.

**Table 34 SETDASA Format 1: Primary**

S	7'h7E / W / ACK	SETDASA CCC / T	Sr	Slave Addr / W / ACK	7-bit Dynamic Address / 0 / T	Sr	7'h7E
							P

#### SETDASA Minimal Bus Point-to-Point Communication

The SETDASA CCC may also be specially used for simple point-to-point communication in I3C Minimal Bus use cases. An I3C Minimal Bus is an I3C Bus with one I3C Master Device (potentially with reduced functionality), and one I3C Slave Device. In this special usage of the SETDASA CCC, the Master Device both uses the fixed value 7'h01 as the Static Address, and uses the fixed (and reserved) value of 7'h01 as the Dynamic Address (see *Table 35*). This special usage of the SETDASA CCC allows for simpler Master Devices, and optionally simpler Slave Devices intended for use specifically in Minimal Bus configurations.

I3C Slave Devices should support this special usage of the SETDASA CCC unless such support would make the Slave Device unusable in a Minimal Bus use case. A Slave Device supporting this special Minimal Bus usage of the SETDASA CCC shall match the Static Address 7'h01, and then accept 7'h01 as its new Dynamic Address (same as the natural result of SETDASA). The Slave Device may choose to behave differently after receiving its Dynamic Address in this manner.

An I3C Master shall not use this special form of the SETDASA CCC unless the I3C Bus is known to have precisely one Master and either:

- One active I3C Slave Device that is capable of supporting this special usage of the SETDASA CCC, or
- One or more I3C Slave Devices that act strictly as receivers, i.e., that do not use In-Band Interrupt and that will not be sent Read requests. This arrangement permits a single Master Device to, in effect, Broadcast to the Slave Devices.

**Table 35 SETDASA Format 2: Point-to-Point**

S	7'h7E / W / ACK	SETDASA CCC / T	Sr	7'h01 / W / ACK	7'h01 / 0 / T	Sr	7'h7E
							P

### 5.1.9.3.11 Set New Dynamic Address (SETNEWDA)

This Direct CCC (*Table 36*) allows the I3C Master to assign a new Dynamic Address to one I3C Slave Device. In the Dynamic Address field, the 7 most significant bits (Bits [7:1]) contain the 7-bit Dynamic Address, and the least significant bit (Bit [0]) is filled with the value 1'b0.

**Table 36 SETNEWDA Format**

S	7'h7E / W / ACK	SETNEWDA CCC / T	Sr	Slave Addr / W / ACK	7-bit Dynamic Address / 0 / T	Sr	7'h7E
						P	

### 5.1.9.3.12 Get Provisional ID (GETPID)

This Direct CCC (see *Figure 19* and *Table 37*) is a Get request for one I3C Slave Device to return its 48-bit Provisional ID to the Master, as described in *Section 5.1.4*. Following transmission of the GETPID CCC, the 48-bit value is transmitted as 6 bytes, with MSb first.

**Table 37 GETPID Format**

S	7'h7E / W / ACK	GETPID CCC / T	Sr	Slave Addr / R / ACK	GETPID Byte 5 / T	GETPID Byte 4 / T	GETPID Byte 3 / T	GETPID Byte 2 / T	GETPID Byte 1 / T	GETPID Byte 0 / T	Sr	7'h7E
											P	

### 5.1.9.3.13 Get Bus Characteristics Register (GETBCR)

This Direct CCC (*Table 38*) is a Get request for one I3C Slave Device to return its Bus Characteristics Register (BCR) to the Master, as described in *Section 5.1.1.2.1*. The BCR value is transmitted in one byte, with the MSb transmitted first.

**Table 38 GETBCR Format**

S	7'h7E / W / ACK	GETBCR CCC / T	Sr	Slave Addr / R / ACK	GETBCR Byte / T	Sr	7'h7E
						P	

### 5.1.9.3.14 Get Device Characteristics Register (GETDCR)

This Direct CCC (*Table 39*) is a Get request for one I3C Slave Device to return its Device Characteristics Register (DCR) to the Master, as described in *Section 5.1.1.2.2*. The DCR value is transmitted in one byte, with the MSb transmitted first.

**Table 39 GETDCR Format**

S	7'h7E / W / ACK	GETDCR CCC / T	Sr	Slave Addr / R / ACK	GETDCR Byte / T	Sr	7'h7E
						P	

### 5.1.9.3.15 Get Device Status (GETSTATUS)

This Direct CCC (**Table 40**) is a Get request for one I3C Slave Device to return its current Status, in the two-byte format detailed in **Table 41**. Note that byte 0 is the LSb, and byte 1 is the MSb.

**Table 40 GETSTATUS Format**

S	7'h7E / W / ACK	GETSTATUS CCC / T	Sr	Slave Addr / R / ACK	GETSTATUS MSb / T	GETSTATUS LSb / T	Sr	7'h7E
							P	

**Table 41 GETSTATUS MSb-LSb Format**

Bits	Field	Description
15:8	Vendor Reserved	Reserved for vendor-specific meaning.
7:6	Activity Mode	Contains the two-bit ID of the Slave Device's current Activity Mode (readiness to support data read of sensor or related information).
5	Protocol Error	If set to 1'b1, then the Slave detected a protocol error since the last Status read. The Slave might or might not be able to check for such errors. Note that this value self-clears upon every successful completion of a Master read of the Slave's Status.
4	Reserved	Reserved for future definition by the MIPI Sensor WG.
3:0	Pending Interrupt	Contains the interrupt number of any pending interrupt, or 0 if no interrupts are pending. This encoding allows for up to 15 numbered interrupts. If more than one interrupt is set, then the highest priority interrupt shall be returned.

### 5.1.9.3.16 Get Accept Mastership (GETACCMST)

This Direct Get CCC (**Table 42**) is used both to verify a Master Request, and to allow the Current Master to offer Mastership to an I3C Secondary Master. The Get is used to confirm acceptance; to do so, the Secondary Master returns its 7-bit Dynamic Address as shown in **Table 42**. The value of the 7-bit Dynamic Address will be the same as the value of the Slave Address. If the Secondary Master does not accept, then it shall NACK the Get request as shown in **Table 43**.

A Secondary Master requesting Mastership will gain Mastership only if all four of the following steps occur in the indicated order. For a Current Master offering Mastership, only steps 2 through 4 apply.

1. The Current Master ACKs the Mastership request
2. The Current Master transmits a GETACCMST command to the Secondary Master
3. The Secondary Master correctly replies with its 7-bit Dynamic Address. The value of the 7-bit Dynamic Address will be the same as the value of the Slave Address.

If the Secondary Master instead responds with NACK (**Table 43**), or with an incorrect 7-bit Address (**Table 44**), then:

- The Secondary Master will not acquire Mastership
  - The GETACCMST command is canceled, and
  - The Current Master can then either (a) Retry the CCC, or (b) End the transaction by providing a STOP.
4. The Current Master issues a STOP

If the Current Master instead issues a Repeated START, then:

- The Secondary Master will not gain Mastership
- The GETACCMST command is canceled (**Table 44**), and
- The Current Master can then either (a) Retry the CCC, or (b) End the transaction by providing a STOP.

**Table 42 GETACCMST Format 1: Accepted**

<b>S</b>	<b>7'h7E</b> / W / ACK	<b>GETACCMST CCC</b> / T	<b>Sr</b>	<b>Slave Addr</b> / R / ACK	<b>7-Bit Dynamic Address</b> / PAR / T	<b>P</b>
----------	---------------------------	---------------------------------	-----------	--------------------------------	---	----------

**Note:**

*The value of the 7-Bit Dynamic Address will be the same as the value of the Slave Addr.*

**Table 43 GETACCMST Format 2: Not Accepted**

<b>S</b>	<b>7'h7E</b> / W / ACK	<b>GETACCMST CCC</b> / T	<b>Sr</b>	<b>Slave Addr</b> / R / NACK	<b>Sr</b>	<b>7'h7E or Retry</b>
					<b>P</b>	

**Table 44 GETACCMST Format 3: Incorrect Cancel**

<b>S</b>	<b>7'h7E</b> / W / ACK	<b>GETACCMST CCC</b> / T	<b>Sr</b>	<b>Slave Addr</b> / R / ACK	<b>Incorrect 7-Bit Dynamic Address</b> / PAR / T	<b>Sr</b>	<b>7'h7E or Retry</b>
						<b>P</b>	

### 5.1.9.3.17 Set Bridge Targets (SETBRGTGT)

This Direct CCC (**Table 45**) is only relevant to Bridging Devices, i.e., I3C Devices that the Master knows in advance (not by inspecting BCR bits) to be Bridging Devices. An I3C Master shall only send this CCC to known Bridging Devices that accept it.

**Table 45 SETBRGTGT Format**

						Describes Bridged Slave 0			Describes Bridged Slave 1 (Any additional Slaves will follow)				
S	7'h7E / W / ACK	SETBRGTGT CCC / T	Sr	Slave Addr / W / ACK	Count / T	Dynamic Addr 0 / T	ID0 / T	ID0 / T	Dynamic Addr 1 / T	ID1 / T	ID1 / T	Sr	7'h7E
Sr													P

**Slave Addr** is either the Slave's original 7-bit static I<sup>2</sup>C Address, or else 7'h00 if the Slave had no such static I<sup>2</sup>C Address.

**Count** is the number of Bridged "Slaves".

Each described Bridged "Slave" is represented by two fields:

- **DynamicAddress:** The 7 most significant bits (Bits [7:1]) contain the current value of the Slave's Main Master-assigned 7-bit Dynamic Address, and the least significant bit (Bit [0]) is filled with the value 1'b0. For Legacy I<sup>2</sup>C Devices, the value of the Dynamic Address shall be 7'h00.
- **ID:** A 16-bit unambiguous identifier for the Bridged Device (two bytes)

The meaning of the ID field is not defined by this Specification, and should be a contract between the Bridge and the Master (or any other entity that supplies such information to the Master). For example, the upper nibble could indicate the communication type (e.g. I<sup>2</sup>C, SPI, UART, LIN, etc.), and the lower 12 bits could be the port (as port number and Device selector).

### 5.1.9.3.18 Get Max Data Speed (GETMXDS)

The Master uses this Direct CCC (there are two formats: **Table 46** and **Table 47**) to determine the SDR Mode data speed limitations of one Slave Device. The Master is required to use this CCC only when bit [0] of the addressed Slave Device's Bus Control Register (BCR) is set to 1'b1 (see **Table 6**). A Slave Device is required to support this CCC only when Bit [0] of its Bus Control Register (BCR) is set to 1'b1 (see **Table 6**).

**Note:**

*This CCC relates to bit data rates and Read Turnaround times, not data sizes. Data sizes are the subject of the CCCs Get Max Read Length (GETMRL, see **Section 5.1.9.3.6**) and Get Max Write Length (GETMWL, see **Section 5.1.9.3.5**).*

The Slave Device shall return either:

- GETMXDS Format 1: Two data bytes containing the Slave Device's Maximum Write Speed and Maximum Read Speed (see **Table 46**), or
- GETMXDS Format 2: Five data bytes containing the Slave Device's Maximum Write Speed, Maximum Read Speed, and a three-byte Maximum Read Turnaround Time (see **Table 47**).

The Slave signals which Format it is returning via the number of returned data bytes: Two bytes indicates Format 1, and five bytes indicates Format 2.

The Slave's selection of Format 1 vs. Format 2 should be based upon whether Maximum Read Turnaround Time needs to be communicated to the Master Device.

2137 Interpretation of the returned fields maxWr, maxRd, and (for Format 2 only) maxRdTurn is shown in **Table**  
 2138 **48**, **Table 49**, and **Table 50** respectively.

2139 **Table 46 GETMXDS Format 1: Without Turnaround**

S	7'h7E / W / ACK	GETMXDS CCC / T	Sr	Slave Addr / R / ACK	maxWr / T	maxRd / T	Sr	7'h7E
								P

2140 **Table 47 GETMXDS Format 2: With Turnaround**

S	7'h7E / W / ACK	GETMXDS CCC / T	Sr	Slave Addr / R / ACK	maxWr / T	maxRd / T	maxRdTurn / T	Sr	7'h7E
									P

2141 **Table 48 maxWr Byte Format**

Bits	Field	Description
7:3	Reserved	Reserved for future use by the MIPI Alliance
2:0	<b>Maximum Sustained Data Rate for non-CCC messages sent by Master Device to Slave Device</b>	0: f <sub>SCL</sub> Max (default value) 1: 8 MHz 2: 6 MHz 3: 4 MHz 4: 2 MHz 5–7: Reserved for future use by the MIPI Alliance

2142 **Table 49 maxRd Byte Format**

Bits	Field	Description
7:6	Reserved	Reserved for future use by the MIPI Alliance
5:3	<b>Clock to Data Turnaround Time (T<sub>sco</sub>)</b>	0: ≤ 8 ns (default value) 1: ≤ 9 ns 2: ≤ 10 ns 3: ≤ 11 ns 4: ≤ 12 ns 5–7: Reserved for future use by the MIPI Alliance
2:0	<b>Maximum Sustained Data Rate for non-CCC messages sent by Slave Device to Master Device</b>	0: f <sub>SCL</sub> Max (default value) 1: 8 MHz 2: 6 MHz 3: 4 MHz 4: 2 MHz 5–7: Reserved for future use by the MIPI Alliance

2143 **Table 50 maxRdTurn Format**

Byte	Field	Description
0	<b>Least Significant Byte</b>	Maximum Read Turnaround Time in μSeconds.  24-bit field can encode turnaround times from 0.0 seconds to 16 seconds.
1	<b>Middle Byte</b>	
2	<b>Most Significant Byte</b>	

### 5.1.9.3.19 Get HDR Capability (GETHDRCAP)

This Direct CCC (*Table 51*) allows the Master to query one I3C Device to determine what HDR Mode(s) that Device supports. The queried I3C Device shall return a GETHDRCAP byte with the bit corresponding to each supported HDR Mode set to 1'b1, per *Table 52*.

Note that the queried Device must support HDR Modes. The Master can determined by inspecting bit [5] of the Device's Bus Characteristics Register (BCR); see *Section 5.1.1.2.1* and the Command Code **Get Bus Characteristics Register (GETBCR)** (*Section 5.1.9.3.13*).

**Table 51 GETHDRCAP Format**

S	7'h7E / W / ACK	GETHDRCAP CCC / T	Sr	Slave Addr / R / ACK	GETHDRCAP Byte / T	Sr	7'h7E
							P

**Table 52 GETHDRCAP Byte Fields**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
HDR Mode 7	HDR Mode 6	HDR Mode 5	HDR Mode 4	HDR Mode 3	HDR Mode 2	HDR Mode 1	HDR Mode 0

**Note:**

*This CCC should only be sent to an I3C Device whose BCR indicates support for HDR Mode(s).*

### 5.1.9.3.20 Set Exchange Timing Information (SETXTIME)

As detailed in *Section 5.1.8*, the SETXTIME CCC provides the framework for Master(s) and Slave(s) to exchange event timing information for purposes such as synchronizing controls, collecting or reconstructing timestamps, and specifying the timing data procedure. The SETXTIME CCC is available as both a Broadcast Command (*Table 53*) and as a Direct Command (*Table 54*).

The SETXTIME CCC always includes the one-byte Defining Byte field, which acts as a sub-command identifier defining the specific function of the CCC. For some Sub-Commands (i.e., for some values of the Defining Byte field), additional Data Bytes follow. Interpretation of these additional Data Bytes depends upon the particular Defining Byte value, as detailed in *Table 55*.

**Table 53 SETXTIME Format 1: Broadcast**

S	7'h7E / W / ACK	SETXTIME CCC / T	Defining Byte / T	(Optional) Data / T	Sr
Sr					P

**Table 54 SETXTIME Format 2: Direct**

S	7'h7E / W / ACK	SETXTIME CCC / T	Sr	Slave1 Address / W / ACK	Defining Byte 1 / T	(Optional) Data 1 / T	Sr	Slave2 Address / W / ACK	Defining Byte 2 / T	(Optional) Data 2 / T	Sr
Sr											P

2164

**Table 55 SETXTIME Defining Byte Values**

Defining Byte Value	Sub-Command Function	Description	Additional Data Bytes
0x7F	Sync Tick “ST”	Marks the START condition, which is used as the reference time for the synchronization procedure. See <b>Section 5.1.8.2</b> .	None
0xBF	Delay Time “DT”	Transfers the Delay Time value. See <b>Section 5.1.8.2</b> .	One Byte: Delay from correct TPH Start to ST marked START
0xDF	Enter Async Mode 0	Commands all I3C Slaves and Masters on the Bus to operate in Async Basic Mode. See <b>Section 5.1.8.3.1</b> . Anchor points: In-Band Interrupt ACK and T-Bit after the first In-Band Interrupt Payload byte. Upon receiving this Sub-Command, all I3C Devices shall reset all internal counts. All I3C Masters that support Timing Control shall support Async Mode 0.	None
0xEF	Enter Async Mode 1	Commands all I3C Slaves and Masters on the Bus to operate in Async Advanced Mode. See <b>Section 5.1.8.3.2</b> . The Master will be sending periodic sync events on the Bus. START (not Repeated START) is the sync event. Upon receiving this Sub-Command, all I3C Devices shall reset all internal counts.	None
0xF7	Enter Async Mode 2	Commands all I3C Slaves and Masters on the Bus to operate in Async High-Precision Low-Power Mode. See <b>Section 5.1.8.3.3</b> . Anchor points: The two clock edges following the event. I3C Devices need not reset any counters upon receiving this Sub-Command; instead, counters are started when an event occurs.	None
0xFB	Enter Async Mode 3	Commands all I3C Slaves and Masters on the Bus to operate in Async High-Precision Triggerable Mode. See <b>Section 5.1.8.3.4</b> . Anchor points: the two clock edges following the event. I3C Devices need not reset any counters upon receiving this Sub-Command; instead, counters are started when an event occurs. Async Mode 3 is compatible with triggering events, which may be delayed by a predetermined SCL count and burst count after a trigger command. The Master keeps the SCL period uniform at least between the trigger command and the trigger event.	None
0xFD	Async Trigger (for Async Mode 3)	Used with Async Mode 3. This Sub-Command triggers active events on Slaves after a pre-determined time delay, which is set by a prior Direct CCC. High precision delay values consist of an SCL count followed by a burst count. See <b>Section 5.1.8.3.4</b> .	None
0x3F	TPH	Specifies the repetition period of synchronization event. It is followed by one or more data bytes, as agreed between the Master and the respective Sensor/Slave.	One or more bytes
0x9F	TU	Specifies the Time Unit used for DT command; it is Sensor/Slave or application specific. It is followed by one byte of TU Data, as agreed between the Master and the respective Sensor/Slave.	One byte
0x8F	ODR	Specifies the Output Data Rate for the Slave.	One byte
All Other Values	(Reserved)	Available Defining Byte values for future definition of new XTIME CCC Sub-Commands	(For future definition)



### 5.1.9.3.21 Get Exchange Timing Support Information (GETXTIME)

This Directed CCC (*Table 56*), whose use is further detailed in *Section 5.1.8*, provides the framework for the Master to query the Exchange Timing capabilities supported by the I3C Slaves. The GETXTIME CCC causes the addressed Slave to return four data bytes containing key information on supported Timing Control modes, current state, and internal oscillator/clock frequency and inaccuracy.

**Table 56 GETXTIME Format**

S	7'h7E / W / ACK	GETXTIME CCC / T	Sr	Slave Addr / R / ACK	Supported Modes Byte / T	State Byte / T	Freq. Byte / T	Inaccuracy Byte / T	Sr	7'h7E
										P

The queried I3C Slave returns four data bytes, with the following interpretations:

- **Supported Modes Byte:** Bit mask indicating which Timing Control Mode(s) the target Slave supports (see *Table 57*). If a bit is set (has value 1'b1), then that Slave supports the corresponding Timing Control Mode.

**Table 57 GETXTIME Supported Modes Byte Fields**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	Reserved	Reserved	Supports Async Mode 3	Supports Async Mode 2	Supports Async Mode 1	Supports Async Mode 0	Supports Sync Mode

- **State Byte:** Bit mask indicating which Timing Control Mode (if any) is currently enabled for the target Slave, and whether any counter overflows have occurred since the most recent previous check (see *Table 58*). If a Timing Control Mode bit is set (has value 1'b1), then that Slave has currently enabled the corresponding Timing Control Mode. If the Overflow bit is set (has value 1'b1), then that Slave experienced a counter overflow since the most recent previous check.

**Table 58 GETXTIME State Byte Fields**

Bit 7	Bit 6	Bit 5	Timing Control Mode Bits				
			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Overflow	Reserved	Reserved	Async Mode 3 Enabled	Async Mode 2 Enabled	Async Mode 1 Enabled	Async Mode 0 Enabled	Sync Mode Enabled

- **Frequency Byte:** This byte represents the Slave's internal oscillator frequency in increments of 0.5 megahertz (500 KHz), up to 127.5 MHz.

**Example:** A value of 8'd20 represents an oscillator frequency of 10.0 megahertz. The value 0 is an exception, and indicates an internal oscillator frequency of approximately 32 KHz.

- **Inaccuracy Byte:** This byte represents the maximum variation of the Slave's internal oscillator in 1/10<sup>th</sup> percent (0.1%) increments, up to 25.5%.

**Example:** A value of 8'd25 represents a maximum frequency variation of 2.5%.

### 5.1.10 Error Detection and Recovery Methods for SDR

The error detection and recovery methods specified in this Section are provided in order to avoid fatal conditions when errors occur. A set of required methods is specified for I3C Slave Devices, and a separate set of required methods is specified for I3C Master Devices. Origins for all of these SDR Error Types are shown in *Figure 84* through *Figure 87*.

#### 5.1.10.1 SDR Error Detection and Recovery Methods for I3C Slave Devices


The seven Error Types summarized in *Table 59* shall be supported for all I3C Slave Devices. Each Error Type is further explained below the table.

**Table 59 SDR Slave Error Types**

Error Type	Description	Error Detection Method	Error Recovery Method
<b>S0</b>	<b>Broadcast Address/W</b> (=7'h7E/W)  or  <b>Dynamic Address/RW</b>	Detect any of the following: 7'h3E / W 7'h5E / W 7'h6E / W 7'h76 / W 7'h7A / W 7'h7C / W 7'h7F / W 7'h7E / R	Enable HDR EXIT Detector and ignore all other patterns
<b>S1</b>	<b>CCC Code</b>	Parity Check, using T-Bit	Enable HDR EXIT detector and neglect other patterns.
<b>S2</b>	<b>Write Data</b>	Parity Check, using T-Bit	Enable STOP or Repeated START detector and neglect other patterns.
<b>S3</b>	<b>Assigned Address during Dynamic Address Arbitration</b>	Parity Check, using PAR Bit	Generate NACK (after PAR), then wait for another Repeated START and 7E/R to re-transmit the Provisional ID.
<b>S4</b>	<b>7'h7E/R after Sr during Dynamic Address Arbitration</b>	Detect any value other than 7'h7E/R after Sr during Dynamic Address Arbitration	Generate NACK (after 7'h7E/R), then enable STOP or Repeated START Detector and ignore all other patterns
<b>S5</b>	<b>Transaction after detecting CCC</b>	Detect illegally formatted CCC	Generate NACK (after Slave Address), then enable STOP or Repeated START Detector and ignore all other patterns
<b>S6</b> (optional)	<b>Monitoring Error</b>	Slave detects (through monitoring) that transmitted Data differs from what it intended to transmit (Does not apply during Dynamic Address Arbitration)	Stop the transmission, then enable STOP or Repeated START Detector and ignore all other patterns

#### 5.1.10.1.1 Error Type S0

If an error occurs during Broadcast Address/W or Dynamic Address/RW, then the Slave will be unable to distinguish whether the transfer is a CCC transfer or a Private RnW transfer. For example, in the case of an ENTHDR CCC transfer the Slave is not able to know that the I3C Bus has changed to HDR Mode. A potentially fatal situation could ensue if this case is not detected and handled, because the Slave might become confused by seeing many STARTs and STOPs as illustrated in **Figure 35**, and might attempt to interpret the HDR transfer as though the I3C Bus were still in SDR Mode.



**Figure 35 Example Waveform for Error Type S0**

In order to avoid this situation, the Master shall not use any of the possible error case Addresses: 7'h7F, 7'h7C, 7'h7A, 7'h76, 7'h6E, 7'h5E and 7'h3E. Except during a Dynamic Address Arbitration procedure, the Slave shall consider receipt of any of these restricted Addresses, or the receipt of 7'h7E/R, as an error and shall then ignore the rest of the signal until the HDR EXIT pattern is detected.

#### 5.1.10.1.2 Error Type S1

If the Slave detects a parity error during a CCC code, then the Slave will not be able to know that the I3C Bus has changed to HDR Mode if the CCC is ENTHDR. This is similar to the situation in Error Type S0. In order to avoid this situation, if the Slave detects a parity error during a CCC code, then the Slave shall ignore the rest of the signal, until the HDR EXIT pattern is detected.

#### 5.1.10.1.3 Error Type S2

If the Slave detects a parity error during Write Data, then the Slave shall wait for STOP or Repeated START.

If the Slave detects this error after receiving a CCC, then the Slave shall either:

1. Retain the CCC state until the Slave detects the end of CCC command (i.e., when the Slave is recovered by the Repeated START condition), or else
2. Stop the CCC when the Slave is recovered by the STOP condition.

#### 5.1.10.1.4 Error Type S3

If the Slave detects a parity error in the PAR Bit of the Assigned Address during a Dynamic Address Arbitration procedure, then the Slave shall generate NACK (after PAR) and then wait for another Repeated START and 7E/R to re-transmit the Provisional ID.

**5.1.10.1.5 Error Type S4**

2221 During a Dynamic Address Arbitration procedure, if the Slave detects any value other than 7'h7E/R  
 2222 following Repeated START, then the Slave shall generate NACK (after 7'h7E/R) and then wait for STOP to  
 2223 exit the ENTDA mode.

2224 If the Slave detects this error after receiving a CCC, then the Slave shall either:

- 2225 1. Retain the CCC state until the Slave detects the end of CCC command (i.e., when the Slave is  
 2226 recovered by the Repeated START condition), or else
- 2227 2. Stop the CCC when the Slave is recovered by the STOP condition.

**5.1.10.1.6 Error Type S5**

2228 If the Slave detects an illegally formatted CCC, then the Slave shall generate NACK (after the Dynamic  
 2229 Address) and then wait for STOP or Repeated START. An example of an illegally formatted CCC would be  
 2230 if the Slave receives the Dynamic Address/Write during the GETBCR CCC.

2231 If the Slave detects this error after receiving a CCC, then the Slave shall either:

- 2232 1. Retain the CCC state until the Slave detects the end of CCC command (i.e., when the Slave is  
 2233 recovered by the Repeated START condition), or else
- 2234 2. Stop the CCC when the Slave is recovered by the STOP condition.

**5.1.10.1.7 Error Type S6 (Optional)**

2235 If an error occurs in a RnW Bit in a Private Read transfer, then the Write Data from the Master might  
 2236 conflict with the Read Data from the Slave.

2237 The Slave should always monitor the Data it transmits. If the Slave does so, then if the monitored Data  
 2238 differs from the Data the Slave intended to transmit (except for Data transferred during a Dynamic Address  
 2239 Arbitration procedure), the Slave shall consider that to be an error. If the Slave detects this error, it shall  
 2240 stop the transmission and then wait for STOP or Repeated START.

2241 If the Slave detects this error after receiving a CCC, then the Slave shall either:

- 2242 1. Retain the CCC state until the Slave detects the end of CCC command (i.e., when the Slave is  
 2243 recovered by the Repeated START condition), or else
- 2244 2. Stop the CCC when the Slave is recovered by the STOP condition.

**5.1.10.2 SDR Error Detection and Recovery Methods for I3C Master Devices**

2245 The two Error Types summarized in **Table 60** shall be supported for all I3C Master Devices. Each Error  
 2246 Type is further explained below the table.

2247 **Table 60 SDR Master Error Types**

Error Type	Description	Error Detection Method	Error Recovery Method
<b>M0</b>	<b>Transaction after sending CCC</b>	Detect illegally formatted CCC	Stop the transmission, then send STOP and retry the transmission.
<b>M1</b> (optional)	<b>Monitoring Error</b>	Master detects (through monitoring) transmitted Data different from what it intended to transmit (Does not apply during Dynamic Address Arbitration)	Stop the transmission, then send STOP and retry the transmission.
<b>M2</b>	<b>No response to Broadcast Address (7'h7E)</b>	Master detects NACK after Broadcast Address (7'h7E) transmission	Upon detection of NACK, Master transmits HDR Exit Pattern followed by STOP

#### 5.1.10.2.1 Error Type M0

2248 If the Master detects an illegally formatted CCC, then the Master shall stop the transmission, send STOP,  
2249 and retry the transmission. An example of an illegally formatted CCC would be the Master receiving just  
2250 one byte from the Slave in a GETMWL CCC code, since the Master expects two bytes.

#### 5.1.10.2.2 Error Type M1 (Optional)

2251 **Note:**

2252 *Although this section describes methods to mitigate or handle the Type M1 error, this error is not an*  
2253 *expected behavior.*

2254 If an error occurs in a RnW Bit in a Private Write transfer, then the Write Data from the Master might  
2255 conflict with the Read Data from the Slave. For example, the Slave could misinterpret a Private Write  
2256 transfer as a Read transfer if there is an error in the RnW Bit, and as a result Write Data from the Master  
2257 would conflict with Read Data from the Slave.

2258 The Master should always monitor the Data it transmits. If the Master does so, then if the monitored Data  
2259 differs from the Data the Master intended to transmit (except for Data transferred during a Dynamic  
2260 Address Arbitration procedure), the Master shall consider that to be an error. If the Master detects this error,  
2261 it shall stop the transmission, then send STOP and retry the transmission.

2262 If the Slave does not reply, then the Master shall transmit a pattern including HDR EXIT and STOP. This  
2263 requirement applies regardless of whether the I3C Bus is in SDR Mode or in HDR Mode at the time.

2264 Example: The Master should try the following sequence of steps when attempting to recover the Slave.

2265 1. The Master transmits the Private Read several times

2266 If the Slave responds (including ACK), then the Slave temporarily did not have the Data needed  
2267 for a response. If there is no response from the Slave, then proceed to the next step.

2268 2. The Master transmits a pattern including HDR EXIT and STOP

2269 If the Slave responds (including ACK), then the Slave either detected an illegal format, or detected  
2270 an error. If there is no response from the Slave, then no Slave with that Address is present on the  
2271 I3C Bus.

#### 5.1.10.2.3 Error Type M2

2272 If the Master does not receive an ACK of a transmitted Broadcast Address (7'h7E), then it shall transmit the  
2273 HDR Exit Pattern followed by STOP in order to recover any Slave after S0, S1, S2, S5, and S6 errors.

#### 5.1.10.2.4 Master Error Detection and Escalation Handling

If the Master does not receive an ACK of a transmitted private Message to a Slave, and if the following conditions are all true:

- Activity State is 0 (and has been)
- Either the Slave Device has not indicated read-turnaround delays via GETMXDS, or the Slave Device has indicated a GETMXDS period and a period longer than GETMXDS has elapsed
- The Slave Device has not notified the Master that it will be going into a lower Activity State via a private contract In-Band Interrupt (and either GETSTATUS or a private activity state status).

then the Master has the following escalation options to recover the system:

1. If the Master is aware that the Slave might sometimes need extra time, then the Master can choose to try again after a short delay.
2. If that fails, then the Master shall check whether the Slave is responsive by issuing GETSTATUS to the Slave. The idea here is that the Slave might be forced to NACK a private Message due to its inner system being unready, whereas GETSTATUS is a lightweight request that does not necessarily involve the inner system.
3. If that fails, then the Master shall use M3 error handling (see **Section 5.1.10.2.4**) to emit the Exit Pattern/STOP. This ensures that the failure is not due to Slave thinking that the I3C Bus is in HDR Mode.
4. If that fails, and if the Slave is still not responsive, then the next step depends on the value of the BCR “Offline-Capable” bit (bit [3]):
  - a. If the Slave is not Offline-Capable, then:
    - i. The Master can try slowing the SCL clock rate, or try slowing its effective rate by using duty cycle.
    - ii. If that fails, then any further escalation is outside the scope of the I3C Specification.
  - b. If the Slave is Offline-capable, then:
    - i. If the Slave is known (i.e., via a private contract) to have a long wake period, and also known to monitor the I3C Bus during that wake period, then the Master simply delays and tries later, after a delay based on the known or expected wake up time. Escalation and the GETSTATUS ensure that the Slave’s Dynamic Address was issued; that should serve as the wake trigger. Either the Slave may issue an In-Band Interrupt at a later time to notify the Master that it is ready, or else the Master may initiate the retry.
    - ii. If Slave is not known to have a long wake period and to always monitor the I3C Bus, then the Master marks the Slave as offline. The Master may then either retain the Slave’s Dynamic Address for re-use, or else discard it.  
  
The next action will be for the Slave to issue a Hot-Join request, in order to be re-joined to the I3C Bus. In the Hot-Join operation the Master will assign the Slave a Dynamic Address; the new Address may be either the same Address that the Slave used before being marked as offline, or a different Address.

## 5.2 High Data Rate (HDR) Modes

This Section specifies the communication protocols for the three defined I3C High Data Rate (HDR) Modes. These HDR Modes are designed to transfer more data at the same Bus frequency:

- **HDR Ternary Symbol Pure-bus (HDR-TSP) Mode**
- **HDR Ternary Symbol Legacy-inclusive-bus (HDR-TSL) Mode**
- **HDR Double Data Rate (HDR-DDR) Mode**

**Note:**

*It is important to note that the I3C Bus is always initialized and configured in SDR Mode, never in any of the HDR Modes. The procedure for entering an HDR Mode from SDR Mode is detailed below. The essential basic I3C specifications are found in **Section 5.1**, including:*

Subject	Section
Bus Configuration	<b>5.1.1</b>
Bus Communication	<b>5.1.2</b>
Bus Free Condition	<b>5.1.3.2</b>
Bus Idle Condition	<b>5.1.3.4</b>
Bus Initialization and Dynamic Address Assignment Mode	<b>5.1.4</b>
Hot-Join Mechanism	<b>5.1.5</b>
In-Band Interrupt	<b>5.1.6</b>
Secondary Master Functions	<b>5.1.7</b>
Timing Control	<b>5.1.8</b>
Common Command Codes (CCC)	<b>5.1.9</b>

Details unique to the HDR Ternary Modes are specified in **Section 5.2.3**. Details common to all HDR Modes are detailed in this Section and in **Section 5.2.1**.

Each HDR Mode is separate from all other HDR Modes:

- I3C Slaves may choose to support any desired combination of HDR Modes, including no HDR Modes. If the I3C Bus enters an HDR Mode that an I3C Slave does not support, then that Slave can simply wait and watch for the common HDR Exit Pattern.
- I3C Masters may choose to support any desired combination of HDR Modes, including no HDR Modes. However, manufacturers are generally encouraged to support all of the HDR Modes.

HDR Modes have Bus-wide effect. That is, the whole I3C Bus can be put into a given HDR Mode, and once entered that HDR Mode shall remain in effect until the end of that transaction.

An HDR Mode period on the I3C Bus involves five steps:

1. The Master Broadcasts an Enter HDR Mode CCC, indicating which particular HDR Mode to enter. (See the Command Codes **Enter HDR Mode 1 through Enter HDR Mode 8 [ENTHDR1–ENTHDR8]** in **Section 5.1.9.3.9**).
2. The I3C Bus switches to the requested HDR Mode.
3. The Master issues an HDR Command, followed by HDR data sent by the Master or Slave Device.
4. An HDR Restart Pattern or HDR Exit Pattern (see **Section 5.2.1**) is sent.
  - If an HDR Restart Pattern, then a new HDR Command is sent.
5. An I3C STOP, which ends with the Bus Free Condition.

## 5.2.1 HDR Exit Pattern and HDR Restart Pattern

Once an HDR Mode is entered, the HDR Exit Pattern is used to leave it, always exiting back to SDR Mode. The same HDR Exit Pattern is used to exit all HDR Protocols; that Pattern does not appear in any HDR Protocol's normal data or command flow. All I3C Slaves shall detect and respond to the HDR Exit Pattern, irrespective of whether the Slave supports any particular HDR Mode. The HDR Exit Pattern Detector is specified in **Section 5.2.1.3**.


As an alternative to the HDR Exit Pattern, the HDR Restart Pattern is also available. The HDR Restart Pattern allows multiple Messages to be sent while in HDR Mode, without forcing intervening exits to SDR Mode. That is: While the I3C Bus is in a given HDR Mode, an HDR Command can be sent to or from a Slave, and then the HDR Restart Pattern can be used to immediately send another HDR Command to or from the Slave (or a different Slave), without needing to exit the current HDR Mode between the HDR Commands. All I3C Slaves shall detect and respond to the HDR Restart Pattern while operating in any HDR Mode that the Slave supports. The HDR Restart Pattern Detector is specified in **Section 5.2.1.4**. Note that unlike the HDR Exit Pattern, the HDR Restart Pattern is only detected by I3C Slaves that support the current HDR Mode.

### 5.2.1.1 HDR Exit Pattern

The HDR Exit Pattern is defined thus:

- SDA starts High, SCL starts Low
- SDA falls (from High to Low) 4 times, while SCL remains Low (for the whole time)
- Each SDA transition is separated by a time interval of at least  $t_{DIG\_H}$  (see **Section 6.2**)
- At the end of the HDR Exit Pattern, first SCL rises and then SDA rises. This is a normal I3C STOP.

**Figure 36** illustrates an HDR Exit Pattern in the upper diagram (with edges to set SCL and SDA up into correct state), and an HDR Exit Pattern with appended I3C STOP in the lower diagram (SCL being High while SDA rises).



**Figure 36 HDR Exit Pattern and Exit Plus STOP**




### 5.2.1.2 HDR Restart Pattern

The HDR Restart Pattern is based on a subset of the HDR Exit Pattern. It is defined thus:

- SDA starts High, SCL starts Low (same as HDR ExitPattern)
- SDA toggles 4 times (fall, rise, fall, rise)
- The next edge is SCL rising. SDA may change with SCL rising, but SCL shall rise.

**Figure 37** illustrates an HDR Restart Pattern (with edges to set SCL and SDA up into correct state) along with the necessary SCL ending edge. The “2” labels represent the HDR Ternary coding, see **Section 5.2.3.1**.




**Figure 37 HDR Restart with Next Edge**

### 5.2.1.3 HDR Exit Pattern Detector

All I3C Slaves shall include an HDR Exit Pattern Detector. The HDR Exit Pattern Detector shall be enabled only after an HDR Mode is entered, and shall be disabled after an HDR Exit pattern is detected. The HDR Exit Pattern Detector may be implemented either in digital logic, or in software (bit banded).

The remainder of this Section presents an example digital logic implementation in both schematic view and in RTL code.

The basic logic model is that SCL is held Low (0), and so SCL High (1) shall reset the detector. It also only uses falling edges of SDA, hence treats SDA as a clock. The HDR Exit Pattern Detector schematic is shown in **Figure 38**.



**Figure 38 Example HDR Exit Pattern Detector (Schematic)**

The Detector uses an inverted version of SDA as a clock (so positive edge logic, but can use negative edge logic), and is reset when SCL is High (1), or when the block is not in HDR Mode. The asynchronous nature of the reset makes this safe, even in the presence of HDR Ternary Modes (which change SCL and SDA at the same time). This is shown in **Figure 39**. Due to the nature of SCL vs. SDA changing at the same time with Ternary Modes, the Bus Slave may see SCL change after on SDA and before the next. If the HDR Exit Pattern Detector were only using clocking logic, then it would not see any change at all (SDA posedge would always see SCL Low in this example). Because the Detector uses an asynchronous reset on SCL, a change in SCL will impact the counter, even in case (b) above. Note that SCL and SDA will still be

approximately 50ns between changes. So, as shown, if SCL rises at any time, then the HDR Exit Pattern Detector shall be reset, and therefore will not mistakenly signal a false Exit.



**Figure 39 Metastable Changes on SCL and SDA Do Not Break the Exit Pattern Detector**

An example RTL implementation of the above schematic is shown in *Listing 1*.

**Listing 1 Example RTL Code for HDR Exit Pattern Generator**


```

2395 wire          scl_rst_n;
2396 wire          SDA_clk_n;          // ~SDA as clock
2397 reg[3:0]      stp_cnt;             // HDR STOP counter (shift chain)
2398
2399 assign scl_rst_n = ~iSCL & iIsInHDR; // SCL=1 resets
2400 // next uses glitch free XOR for SDA clock. Only inverts
2401 // SDA as clock if not in scan. Could add a clock mux
2402 // so uses one common clock in scan.
2403 SAFE_CLK_XOR sda_neg_clk(iSDA, ~scan_mode, SDA_clk_n);
2404
2405 // counter for 3 and 4 rising SDA when SCL is High
2406 // (else SCL resets). Whole thing held in reset if
2407 // not in HDR Mode
2408 always @ (posedge SDA_clk_n or negedge scl_rst_n)
2409     if (~scl_rst_n)
2410         stp_cnt <= 4'd0;           // SCL High or not HDR
2411     else
2412         stp_cnt <= {stp_cnt[2:0], 1'b1}; // shift chain counter
2413
2414 assign oHDR_STOP = stp_cnt[3]; // detects Exit (STOP)

```

#### 5.2.1.4 HDR Restart and Exit Pattern Detector

Any I3C Slave that supports at least one HDR Mode shall include HDR Restart Pattern detection. While this function is easily incorporated into the required HDR Exit Pattern Detector, or may be part of HDR Mode support, the particular design is not mandated by this Specification (i.e. is up to the manufacturer). The HDR Restart Pattern Detector may be implemented either in digital logic or in software (bit banded). The remainder of this Section presents an example digital logic implementation in both schematic view and in RTL code, building upon the HDR Exit Pattern Detector presented in [Section 5.2.1.3](#). The basic logic model is that SCL is held Low (0) and so SCL High (1) will reset the main detector. It also uses falling edges of SDA primarily, hence treats SDA as a clock. The HDR Restart is then detected only when two falling edges have been seen, and verifies the rising edge and then SCL change that is required for an HDR Restart. The combined HDR Restart and Exit Pattern Detector schematic is shown in [Figure 40](#).



**Figure 40 Combined HDR Restart and Exit Pattern Detector (Schematic)**

This Detector design builds on the HDR Exit Pattern Detector. After exactly two SDA falling edges are seen, followed by a rising edge, the HDR Restart Pattern Detector checks for the rising edge of SCL. It does not matter whether SDA also falls at the same time; the rising SCL is the key. This works because even if SDA were falling (and therefore triggering the next flop in the Exit Pattern Detector), the upper-left flop will still hold 1 because it has not yet seen a rising edge on SDA. An example RTL implementation of the above schematic is shown in [Listing 2](#).

**Listing 2 Example RTL Code for Combined HDR Pattern Detector: Exit and Reset**

```

2435
2436 wire          scl_rst_n;
2437 wire          restart_rst_n;
2438 wire          SDA_clk_n;          // ~SDA as clock
2439 reg[3:0]      stp_cnt;            // HDR STOP counter (shift chain)
2440 reg          poss_restart;        // possible restart
2441 reg          is_restart;
2442
2443 assign scl_rst_n      = ~iSCL & iIsInHDR; // SCL=1 resets
2444 assign restart_rst_n = ~iRestartDone & iIsInHDR;
2445
2446 // next uses glitch free XOR for SDA clock. Only inverts
2447 // SDA as clock if not in scan. Could add a clock mux
2448 // so uses one common clock in scan.
2449 SAFE_CLK_XOR sda_neg_clk(iSDA, ~scan_mode, SDA_clk_n);
2450
2451 // counter for 3 and 4 rising SDA when SCL is High
2452 // (else SCL resets). Whole thing held in reset if
2453 // not in HDR Mode
2454 always @ (posedge SDA_clk_n or negedge scl_rst_n)
2455     if (~scl_rst_n)
2456         stp_cnt <= 4'd0;          // SCL High or not HDR
2457     else
2458         stp_cnt <= {stp_cnt[2:0], 1'b1}; // shift chain counter
2459
2460 assign oHDR_STOP = stp_cnt[3]; // detects Exit (STOP)
2461
2462 // Possible Restart means exactly 2 falling edges
2463 // of SDA and then rising edge of SDA. Actual
2464 // Restart is from SCL then rising
2465 always @ (posedge iSDA or negedge restart_rst_n)
2466     if (~restart_rst_n)
2467         poss_restart <= 1'b0;      // Restart ACK or not HDR
2468     else if (stp_cnt[1] & ~stp_cnt[2]) // after 2nd fall only
2469         poss_restart <= 1'b1;      // SDA rise after 2 falls
2470     else
2471         poss_restart <= 1'b0;      // else not possible restart
2472
2473 always @ (posedge SCL or negedge restart_rst_n)
2474     if (~restart_rst_n)
2475         is_restart <= 1'b0;        // Restart ACK or not HDR
2476     else if (poss_restart)
2477         is_restart <= 1'b1;        // SCL rises after SDA does
2478     else
2479         is_restart <= 1'b0;        // else not restart

```


### 5.2.1.5 Compatibility of HDR Pattern Detection and Ternary Modes

The above example circuits for HDR Restart and HDR Exit Pattern Detectors are designed to avoid certain issues that might otherwise arise in the HDR Ternary Modes. This Section discusses those issues, and how the example designs address them.

HDR Ternary Modes have the special property that both SCL and SDA may be changing at the same time. As a result, I3C Slaves may see one line change slightly before the other (an interval of just a few nanoseconds). This sensitivity, typical with metastable inputs, can present problems. A successful Detector design is driven by an understanding of the allowed and disallowed triggers, including the states leading into the HDR Restart and HDR Exit.


The model for the logic is:

- Once the Detector has seen exactly two SDA falling edges, the rising edge of SDA forms a possible Restart.
- Cancels the possible Restart if a third falling edge followed by an SDA rising edge, while SCL stays Low, shall cancel that.
- After a possible Restart, it then needs to see SCL rise to be a HDR Restart. This is because the first Symbol of an HDR ternary command will not be a Symbol 2, so SCL will change; since SCL is Low, this means it has to rise.
- The SCL rise shall cancel the regular Exit detector since SCL High (1) resets the flops on the bottom.
- The top two flops (Restart) only reset on exit from HDR (caused by HDR Exit/S) or HDR logic acknowledging the HDR Restart (restart\_done).
- To see why the Detector could not be misaligned, consider that leading into this the Bus has to have SCL Low (so flops not reset) and SDA High (so detector reacts to first falling edge of SDA). So, the preceding states could be:
  - SCL was already Low; SDA moves Low to High, whether from last Symbol or forced edge (to put into right state), see **Figure 41**. This is rising edge of SDA, so OK.



**Figure 41 SDA Moves Low to High**


- SCL goes Low while SDA goes High, whether from last Symbol of forced edge (to put into correct state), see **Figure 42**.



**Figure 42 SDA and SCL Changing Metastable**

- Simultaneous change could be seen as SCL falling edge and then SDA rising edge (so SCL reset releases, then rising edge – since rising edge, it is ignored).

- Simultaneous change could be seen as SDA rising edge and then SCL falling edge (so SCL reset releases after SDA is High, so no effect).
- SCL goes Low while SDA was already High, whether from last Symbol or forced edge (to put into right state), see **Figure 43**. This would release the reset and have no other effect.



**Figure 43 SCL Goes Low While SDA Already High**

- For the Cancel case, the possible-Restart flop only goes back to Q=0 if it sees another falling SDA edge (third) and then rising after. So, even if the first edge after the Restart is SCL rising edge while SDA is falling edge, it does not matter what order seen (metastable input), since it would need to see SDA fall and then rise in order to cancel.

### 5.2.2 HDR Double Data Rate Mode (HDR-DDR)

Like SDR Mode, HDR-DDR Mode uses SCL as a clock; however unlike SDR, Data and Commands change SDA on both SCL edges (when High and when Low), effectively doubling the data rate. By contrast, in SDR Mode SDA is changed only when SCL is Low. Since SDR Mode defines it as a START or a STOP for SDA to change while SCL remains High, HDR-DDR Mode is classified as an HDR Mode in order to prevent confusion.

HDR-DDR moves data by Words. A Word generally contains 16 payload bits, as two bytes in a byte stream, and two parity bits. Four HDR-DDR Word Types are defined: Command Word, User Data, CRC Word, and Reserved Word.

The HDR-DDR Protocol precedes each 18-bit Word with a 2-bit Preamble, for a total of 20 bits per Word. The Preamble:

- Indicates the type of data that follows: either Command, Data, or CRC
- Allows the Master to terminate a Read, and to determine whether the Slave is willing to respond to a Read. This is controlled such that the first bit is Parked High and the other side can choose either to drive Low, or to leave High.




Figure 44 HDR-DDR Format

Preamble bit interpretation depends on the context, as shown in **Table 61**. The context controls the roles of Master and Slave, such that for Data, the Slave or Master drives the second Preamble bit after the other I3C Device has Parked High. Note that a Preamble value of b00 is not used and is reserved for future use.

**Table 61 HDR-DDR Preamble Values**

Context	Preamble Value and Interpretation			
	2'b00	2'b01	2'b10	2'b11
After EnterHDR	Reserved for Future Use	Command Word follows	-	-
After Read CMD		-	Slave ACK, Data follows	Slave NACK, Aborted
After Read DATA		CRC Word follows	Master Aborts, Slave yields. <i>Master drives second 0.</i>	Data follows. <i>Master does not drive second bit.</i>
After Write CMD		-	Data follows	-
After Write DATA		CRC Word follows	-	Data follows

HDR-DDR Mode defines four Word Types:

- **Command Word.** The Preamble before a Command Word shall have the value 2'b01. The length of a Command Word shall be 18 bits (16 value bits and 2 parity bits). HDR-DDR Mode Command Codes allow up to 128 Write or Read Commands, respectively (see **Section 5.2.2.2**).
- **Data Word.** The Preamble before a Data Word shall contain the value 2'b01, 2'b10, or 2'b11 (see **Table 61** and **Figure 45**). The length of a normal Data Word shall be 18 bits (16 value bits as two bytes, and 2 parity bits).
- **CRC Word.** The Preamble before a CRC Word shall have the value 2'b01. The length of a CRC Word shall be 11 clocked bits (4 bit 4'hC token, 5 bits of CRC5 value, 1 bit setup to prepare the Bus for the following HDR Exit or HDR Reset, and 1 clock for High-Z by the Slave). The value of the upper nibble (first 4 bits after the Preamble) of a CRC Word shall be 4'hC. The CRC5 algorithm is specified in **Section 5.2.2.5**. There is no parity checking for a CRC Word. Following transmission of a CRC Word, an I3C Device shall set up SCL and SDA to allow for an HDR Restart Pattern or HDR Exit Pattern.
- **Reserved Word.** The Preamble before a Reserved Word shall have the value 2'b01. The length of a Reserved Word shall be 18 bits (16 value bits and 2 parity bits). The value of the upper nibble (first 4 bits after the Preamble) of a Reserved Word shall be 4'hD, 4'hE, or 4'hF. I3C Devices shall treat reception of a Reserved Word as an error, and not use any received Reserved Word.






Figure 45 DDR Preamble Bits State Diagram

### 5.2.2.1 HDR-DDR Overview

The HDR-DDR Protocol uses the same signaling as SDR, but operates with SDA changing after each SCL edge.

- A normal HDR-DDR Read Request shall be composed of a Command Word from the Master, followed by one or more Data Words from the Slave, followed by one CRC Word from the Slave as shown in **Figure 47**.
- An HDR-DDR Write Request shall be composed of a Command Word, followed by zero or more Data Words, and one CRC, all from the Master, as shown in **Figure 46**.
- A NACKed HDR-DDR Read Request shall be composed of a Command Word, followed by the Slave not ACKing (driving Low SDA) in the second pre-amble bit, before what would be the first Data Word.

Each Command Word and each Data Word is 20 bits in length (20 clock edges) including a two-bit Preamble. At 10MHz the raw bit rate is 20 Mbps; at 12.5 MHz the raw bit rate is 25 Mbps. Because each Word includes two Preamble bits and two Parity bits, the real data rate (considering only the two bytes in the 16 payload bits per Word) is the raw rate times 16/20, or 16 Mbps at 10 MHz (20 Mbps at 12.5 MHz), which is a measure of the 16-bit data rate.

HDR-DDR Command Words indicate the direction of data movement: either Write (Master to Slave), or Read (Slave to Master). After the Command Word, zero or more Data Words are sent by the Master or by the Slave (unless NACKed) until done, followed by the CRC Word (unless NACKed). Finally, the Master

issues either an HDR Restart Pattern or an HDR Exit Pattern. The Master may also terminate a Read prematurely, per **Section 5.2.2.3.2**, however this is not a normal end for a Read, and should be used sparingly.

In HDR-DDR Mode, just as in SDR Mode, only the I3C Bus Master drives the SCL line. For Commands, the SDA line is driven by the Master. For Data, the SDA line is driven either by the Slave or by the Master, depending on the Command direction. Bus Turnaround behavior is specified in **Section 5.2.2.3**.

The common format used by HDR-DDR Command Words, Data Words, and Reserved Words is illustrated in **Table 62**. The Command details are explained in **Section 5.2.2.2**. The format used by HDR-DDR CRC Words is a subset of the Command Word and the Data Word (see **Section 5.2.2.5**).

**Table 62 HDR-DDR Word Format: Command, Data, Reserved**

Preamble	Payload	Parity (not the CRC)	
2 bits	16 bits	1 bit	1 bit
2'b00: Not used <b>2'b01: Command or CRC</b> <b>2'b10, 2'b11: Data or Abort</b>	Command Code or Data Values	XOR of Odd index Payload bits	XOR of 1 and Even index Payload bits

The two parity bits are formed from the payload bits, using an XOR function:

- P1 = Parity of the odd index Payload bits:

$$D[15] \wedge D[13] \wedge D[11] \wedge D[9] \wedge D[7] \wedge D[5] \wedge D[3] \wedge D[1]$$
- P0 = Parity of the even index Payload bits and 1:


$$D[14] \wedge D[12] \wedge D[10] \wedge D[8] \wedge D[6] \wedge D[4] \wedge D[2] \wedge D[0] \wedge 1$$

**Table 63** summarizes the format of all four HDR-DDR Word Types.

**Table 63 HDR-DDR Word Formats**

Word Type	Preamble	Payload		Parity		Notes
	2 bits	16 bits		1b	1b	
Command	2'b01	15:8	Command Code (8 bits)	P1	P0	Command may follow only EnterHDR or HDR Restart. Command Codes: Write: 8'h00 to 8'h7F Read: 8'h80 to 8'hFF
		7:1	Slave Address (7 bits)			
		0	Reserved (1 bit)			
Data	2'b10 2'b11	15:8	First Data Byte (8 bits)	P1	P0	0 or more Data words may follow Command. Only CRC may follow Data.
		7:0	Second Data Byte (8 bits)			
CRC	2'b01	15:12	4'hC (token value) (4 bits)	Not Used		CRC value ends at bit 6, but bit 5 allows High-Z, then HDR Restart or HDR Exit begins with no clocks. Parity is not used. Setup bit puts SDA High in preparation for HDR Exit/Restart
		11:7	CRC5 value (5 bits)			
		6:5	(2 bits) Setup bits to prepare for HDR Restart or HDR Exit. Slave parks SDA High.			
		4:0	Reserved (5 bits), No clocks			
Reserved	2'b01	15:12	4'hD to 4'hF (4 bits)	P1	P0	Reserved for future use
		11:0	Reserved (12 bits)			
–	2'b00	Do not use Preamble value 2'b00				

HDR-DDR Mode is entered in the standard way, using the Enter HDR CCC (see **Section 5.1.9.3.8**). After the Enter HDR CCC and its ninth bit (the T-Bit), the SCL falling edge begins the HDR Mode. The first HDR-DDR bit starts on the next SCL rising edge; that is, the Master drives SDA when SCL is Low, and the Slave samples SDA on the SCL rising edge. This allows the entry to HDR-DDR Mode, as shown in **Figure 46**.




**Figure 46 Unused Bit Before Preamble of First HDR-DDR Command**

Once in HDR-DDR Mode the Master issues a Command Word and then zero or more Data Words. In HDR-DDR Mode, Commands shall be issued only by a Master. Data Words may be issued by a Master or by a Slave, depending on the particular Command (Write or Read).

**Figure 47** illustrates a typical HDR-DDR Mode Frame with two HDR Commands and their associated data:

- I3C START
- I3C CCC to Enter HDR-DDR Mode
- After entering HDR-DDR Mode, there is one HDR-DDR Command Word followed by one HDR-DDR Data Word, and then an HDR-DDR CRC Word
- Then an HDR Restart Pattern
- then another HDR-DDR Command Word, HDR-DDR Data Word, and HDR-DDR CRC Word
- and finally HDR Mode is ended via the HDR Exit Pattern
- followed by I3C STOP



**Figure 47 Typical HDR-DDR Mode Frame**

### 5.2.2.2 HDR-DDR Command Coding

In HDR-DDR Mode a Command Word follows the initial Enter HDR CCC (and any HDR Restart). This Command Word uses the normal 18-bit model. **Table 64** illustrates the Command Word format for HDR-DDR Mode.

**Table 64 HDR-DDR Command Word Format**


Bits	Field	Size (bits)	Notes
15	Read/Write	1	1=Read (Slave to Master) 0=Write (Master to Slave)
14:8	Command Code	7	128 possible Write commands 128 possible Read commands
7:1	Slave Address	7	Same Dynamic Address as used in I3C SDR Protocol
0	Write Reserved Read Parity Adjustment	1	For Read, ensures that P0 contains 1, which allows for easier handoff <sup>1</sup>
<b>Note:</b> 1) Because P0 is the XOR of the even index Payload bits and 1, it is equal to: $\text{XOR\_outer}(1, \text{this bit}, \text{XOR\_inner}(2, 4, 6, 8, 10, 12, 14))$ As a result, this bit should be set to the result of XOR_inner().			

Regarding bits 15:8 together, the possible Command Code spaces for Read Commands and Write Commands in HDR-DDR Mode are illustrated in **Table 65**.

**Table 65 Read and Write Command Spaces for HDR-DDR Mode**

Command Codes	Command Functions	
0x00 – 0x7F	Write Commands (128 possible)	0x00 – 0x1F: Reserved for I3C Definition – 32 Commands
		0x20 – 0x7F: Reserved for Vendor Definition – 96 Commands
0x80 – 0xFF	Read Commands (128 possible)	0x80 – 0x9F: Reserved for I3C Definition – 32 Commands
		0xA0 – 0xFF: Reserved for Vendor Definition – 96 Commands


Signal diagrams for starting the HDR-DDR Command Codes are shown in **Figure 48** and **Figure 49**. **Figure 48** shows the HDR-DDR Command Code after ENTHDR0, and **Figure 49** shows the HDR-DDR Command Code after HDR Repeated Start Pattern.



**Figure 48 HDR-DDR Command Code After ENTHDR0**

As **Figure 48** shows:

1. First the SCL pulse is ended by its falling edge (as is necessary for the Slaves' logic design).
2. Then on the SCL Low that follows, the Master positions the SDA (i.e. sets SDA either High or Low) as necessary to be read on the first SCL rising edge, using Push-Pull timing.



**Figure 49 HDR-DDR Command Code After HDR Repeated Start Pattern**

As **Figure 49** shows:

1. After the SCL rising edge for validating the HDR Repeated Start pattern, an SCL falling edge is provided. The result is an SCL pulse, identical to the SCL pulse of T-Bit (see **Figure 48**).
2. Any possible changes on SDA are ignored until the SCL rising edge that follows (labeled 'First DDR edge').
3. On the SCL Low following the SCL pulse falling edge, the Master positions the SDA (i.e. sets SDA either High or Low) as necessary to be read on the first SCL rising edge, using Push-Pull timing.
4. The waveform that follows is identical to the same segment in **Figure 48**.

### 5.2.2.3 HDR-DDR Bus Turnaround

There are three points of Bus Turnaround (between Master and Slave) with HDR-DDR Mode:

- After a Read Command from the Master, the Slave shall drive SDA to indicate that the Slave plans to return Data (see *Section 5.2.2.3.1*).
- After the end of Data from the Slave for a Read Command, the Master shall drive SDA again (see *Section 5.2.2.3.2*).
- There is an optional Bus Turnaround before Data Words are returned by the Slave, allowing the Master to prematurely terminate a Read (see *Section 5.2.2.3.3*).

#### 5.2.2.3.1 Command to Read Data from Slave

In response to a Read Command in HDR-DDR Mode, a Slave shall either return one or more Data Words, or else ignore the Read Command. If the Command asks the Slave to return one or more Data Words, then the I3C Bus Turnaround occurs on the Preamble value 2'b10 immediately preceding the Data, as shown in

*Figure 50.*

To avoid problems, HDR-DDR Mode allows the Master to detect that the Slave is not present (or is not responding). To do this, the Master Parks the SDA line High on the last bit of the Read Command; this can be assured by using bit 0 of the Command Word (the Parity Adjustment bit) to ensure that parity bit P0 (last bit of the Word) has the value 1 (High). The Master then High-Zs the SDA line in the first bit of the Preamble (when SCL is Low), which stays High due to the weak Pull-Up resistor. If the SDA line is not Low by the end of the SCL High period (the second bit of the Preamble), then the Master shall assume that the Slave is not responding, and drive an HDR Restart Pattern or HDR Exit Pattern.

Otherwise, the Slave drives the SDA line Low (0) as the required second bit of the Preamble, indicating Data, and then the Slave transmits the Data Words through to the CRC. The procedure for ending the data stream is specified in *Section 5.2.2.3.2*.




Figure 50 Start of HDR-DDR

### 5.2.2.3.2 End of a Read Command Message

The number of Data Words associated with a Command is in many cases a contract between the Master and Slave; that is, it depends on the particular Command Code. However, the HDR-DDR Protocol supports the transmission of variable length Data by the Master (for a Write) by the Slave (for a Read). Additionally, a Master may terminate a Read (see [Section 5.2.2.3.3](#)).

For a Write (Master to Slave), the Slave shall know that Data transmission is done when a CRC Word followed by the HDR Restart Pattern or HDR Exit Pattern is detected.

For a Read (Slave to Master), the Slave shall issue a CRC Word upon conclusion of the data transmission, and then shall Park the SDA line High on the first bit after the CRC 5-bit value, followed by tri-stating the SDA line. The Master shall see the CRC Word, and then expect to see the 1 (Parked). The Master shall then make sure that the SCL line is Low, and then transmit an HDR Restart Pattern or HDR Exit Pattern, after the Slave has High-Z'ed the SDA line.

### 5.2.2.3.3 Master Termination of a Read Command Message

For HDR-DDR Mode the normal model is that the Slave ends a Read with a CRC Word, and then hands I3C Bus control back to the Master, as per [Section 5.2.2.3.2](#).

However HDR-DDR Mode also allows the Master to terminate a Read prematurely if necessary (for example, if there is an unexpected need to regain the Bus). Premature termination is accomplished using the two Preamble bits that the Slave transmits before each Data Word. As per [Table 63](#), the Preamble transmitted between Data Words starts with the SDA line High while the SCL line is also High. Then the Slave sets the SDA line High-Z when the SCL line goes Low.

To allow the Data Word transmission to continue normally, the Master simply does nothing, as shown in [Figure 51](#).

To instead terminate the Data Word, the Master holds the SCL High period and drives the SDA line Low, as shown in [Figure 52](#). When the Slave sees that the SDA line is Low, it shall yield SDA control and consider the Read operation terminated. The Master shall then issue an HDR Restart Pattern or HDR Exit Pattern.




Figure 51 Master Allows Normal Read




Figure 52 Master Terminates Read



#### 5.2.2.4 HDR-DDR Error Detection

Four error types are defined for HDR-DDR Mode:

1. Framing – the Preamble 2-bits before Command and Data shall be valid values per **Table 65**. This supports a positional error detection mechanism:

- A Command Word shall always follow the Enter HDR CCC and HDR Restart Pattern, and shall never appear in any other position. It is an error condition for a Command Word to appear in any other position, or to be missing where expected.
- A Data Word shall always follow either a Command Word or another Data Word, and shall never appear in any other position. It is an error condition for a Data Word to appear in any other position, or to be missing where expected.
- A single CRC Word shall always follow the last Data Word for a Command, such that it ends the Message. As a result, a CRC Word shall always be followed by either the HDR Restart Pattern or the HDR Exit Pattern. It is error condition for a CRC Word to appear in any other position, or to be missing where expected.
- The first nibble of a valid CRC shall contain the allowed value 4'hC. Any other value in the first nibble should be considered a framing error.

2. Parity encoding (for transmitters) parity checking (for receivers) shall be performed on all Command Words and Data Words. Mismatched parity is an error condition.

3. CRC5 encoding (for transmitters) and CRC5 checking (for receivers) shall be performed on all payload bits for Command Words and Data Words. Mismatched CRC is an Error.

4. NACK by the Slave on a Read command is not a normal behavior (ACK is normal). The Master may choose to treat a NACK on a Read command as a possible framing error, and take the actions detailed below.

Any error detected by the Slave should result solely in waiting for HDR Exit or HDR Restart to be safe.

If the Master detects an error in a Read, then it shall issue SCL clocks until 19 SCL clocks (38 bits) have been seen with SDA High. Because a continuous High run of this length cannot occur in a valid data transmission, this ensures that the Slave has released the line. The Master shall then Park SCL Low, and emit either an HDR Exit Pattern or an HDR Restart pattern using SDA.

**Note:**

*The Master can choose to treat the NACK of a Read command as a possible line error, and therefore use the same approach in order to ensure that the Slave is not driving the Bus.*

If an error occurs in the RnW Bit during a Private Read Transfer, then the Write Data from the Master might conflict with the Read Data from the Slave. Both the Master and the Slave should always monitor the Data that they each transmit. If the Master or Slave performs such monitoring, and if the monitored Data differs from the Data that the Master or Slave intended to send (except for Data transferred during a Dynamic Address Arbitration procedure), then this shall be considered an error. After detecting this error, both the Master and the Slave can stop the transmission and then the Slave wait for HDR EXIT or HDR Restart. After the Master sends HDR EXIT, it can retry the transmission.

### 5.2.2.5 HDR-DDR CRC5 Algorithm

The CRC5 value is computed on a complete message, including the Command Word and all Data Words.

- For a Command Word, the CRC5 is computed based on the value of the 16-bit payload, including:
  - The Read vs. Write bit
  - The Command Value
  - The Slave Address, and
  - The lowest-order bit (Write Reserved and Read Parity adjustment).
- For Data Words, the CRC5 is computed based on all Data 16 bit values transmitted for that Command.

The CRC5 value is initialized to 0x1F. The CRC5 polynomial is the same as used in *[USB01]*:

$$\text{CRC5} = X^5 + X^2 + X^0$$

The reason why CRC5 is adequate is that most errors will be caught by the Parity bits, or by incorrect Preamble bits. The Parity bits will detect runs of one, two, three, or more errors in a row. Any Clock errors not detected by the Parity bits would generally be detected as framing errors. That is, the Preamble would not match the allowed patterns, including 2'b01 leading into the CRC. As a result, any error that could be missed by the Parity bits will result in a shift of the CRC polynomial, and therefore will be detected as a CRC error. There would have to be two separated errors in the same Word, with either both errors occurring in even-index bits or with both errors occurring in odd-index bits, to produce correct Parity bits. However these two errors would not correct the CRC, and as a result would still be detected. Even with two such error pairs in two different Words, the probability of producing the same CRC value is very low, even though the CRC5 has only 32 possible values. Since any higher error density would render the I3C Bus generally unusable, it can be concluded that the protection that CRC5 provides is sufficient for the use cases addressed by this Specification.

CRC5 is specified in *[USB01]*. Two versions of the logic for computing the CRC5 are shown below:

- First, for one bit at a time,
- Second, for the more practical situation of two bits at a time (i.e., on SCL falling edge).

```
// CRC5 builds from each bit as it comes in, using the registered SDA_r.
// The next_CRC5 is registered on each cycle as CRC5[4:0].
// But note that it would have to be on each SCL edge, so two
// alternating buffers would be needed.
assign next_crc0 = SDA_r ^ CRC5[4];
assign next_CRC5[4:0] = {CRC5[3:2], next_crc0^CRC5[1],
                        CRC5[0], next_crc0};

// CRC5 builds from 2 bits at a time (registered d_rise_r and live d_fall),
// on falling edge of SCL (by convention - could be on rising instead).
// The d_fall could be d_fall_r, but then order must match input order
// of the data bits.
// The CRC therefore processes the two bits by combining the 2 bit shifts.
// The next_CRC5 is registered on each cycle as CRC5[4:0]
assign next_CRC5 = {CRC5[2], d_rise_r^CRC5[4]^CRC5[1], d_fall^CRC5[3]^CRC5[0],
                  d_rise_r^CRC5[4], d_fall^CRC5[3]};
```

### 5.2.3 HDR Ternary Modes (HDR-TSP and HDR-TSL)

I3C defines two HDR Modes that use Ternary Coding:

- HDR-TSP: Ternary Symbol for Pure Bus (no I<sup>2</sup>C Devices)
- HDR-TSL: Ternary Symbol Legacy-inclusive-Bus

These HDR Ternary Modes are entered in the standard way (see **Section 5.1.9.3.9**), followed by a Command and then zero or more Data Words. In HDR Ternary Modes, Commands shall be issued only by a Master. Data Words may be issued by a Master or by a Slave, depending on the particular Command (Write or Read).

**Figure 53** illustrates a typical HDR Ternary Mode Frame with two HDR Commands and their associated data:

- I3C START
- I3C CCC to Enter HDR Ternary Mode X
- After entering HDR Ternary Mode, there is one HDR Command followed by HDR Data
- Then an HDR Restart Pattern
- then another HDR Command and HDR Data
- and finally HDR Mode is ended via the HDR Exit Pattern
- followed by I3C STOP

I3C			Msg1			Msg2			I3C
START	Brdcst	EnterHDRx	HDR Cmd	HDR Data	HDR Restart Pattern	HDR Cmd	HDR Data	HDR Exit Pattern	STOP

**Figure 53 Typical HDR Ternary Mode Frame**

#### 5.2.3.1 HDR Ternary Signaling and Coding Protocol

The HDR Modes (HDR-TSP and HDR-TSL) use different signaling and coding protocol models from the rest of I3C, relying on a three-way (or ‘Ternary’) state transition model to achieve higher information density on the two-wire Bus.

##### 5.2.3.1.1 Ternary Signaling

HDR Modes HDR-TSP and HDR-TSL use Ternary signaling on the two wires. Ternary signaling effectively communicates 1.5 data bits per time event, which is 50% more than non-Ternary I3C signaling.

This higher effective data rate is achieved by using both lines (SCL and SDA) for data. By contrast, I<sup>2</sup>C and non-Ternary Modes in I3C use the SCL line only as a clock and the SDA line only as data. In Ternary signaling the clock signal is implicit whenever either line (or both lines at once) changes level.

The name ‘Ternary’ comes from the fact that at each line state change, exactly three transitions are possible. The transitions are then used as coefficients for base-3 (ternary) numbers.

The three possible line transitions are:

1. Only the SCL line changes
2. Only the SDA line changes
3. Both SCL and SDA change

Each such transition is captured as a Symbol with three possible values: 0, 1, or 2. We use the term ‘Symbol’, rather than ‘data’, because the encoded data that a given Symbol represents will vary depending upon the previous Symbols.

The two defined I3C HDR Ternary Modes (HDR-TSP and HDR-TSL) allow different Slave types to appear on the I3C Bus:

- HDR-TSP (Ternary Symbol for Pure Bus) is used when only I3C compliant Slaves are present on the I3C Bus. As a result, all Slaves on the Bus are guaranteed have an HDR Exit Pattern Detector (though not all Slaves will necessarily support HDR-TSP Mode).
- HDR-TSL (Ternary Symbol Legacy inclusive Bus) is used (and is usable) when at least one qualified Legacy I<sup>2</sup>C Slaves is also present (along with I3C Slaves) on the I3C Bus.

Qualified Legacy I<sup>2</sup>C Slaves for HDR-TSL Mode shall be limited to those that both A) have a true 50ns Spike Filter, and B) properly ignore SCL being High for less than 50ns as detailed in **Section 5.1.1**. An I3C Bus with Legacy I<sup>2</sup>C Slaves not meeting these criteria will not successfully function in HDR-TSL Mode.

HDR-TSP Mode and HDR-TSL Mode work similarly, with two small differences:

- HDR-TSL shall operate faster than 10MHz. Normal speeds are 12MHz or 12.5MHz, so that edges are approximately 40ns apart.
- During HDR-TSL SCL it is not allowed to stay on High position longer than ~40ns. As a result a Legacy I<sup>2</sup>C Slave with a true 50ns filter sees SCL only as Low.


### 5.2.3.1.2 Ternary Coding Protocol

The HDR Ternary Modes use Ternary Coding Protocol. Ternary Coding Protocol handles two bytes at a time (packed in 16 bits), adds two Parity bits, and encodes the resulting 18 bits into a set of twelve Ternary Symbols. Each Symbol is transmitted as a level transition of SCL line, a level transition of the SDA line, or simultaneous level transitions on both lines. This method uses both lines for data, instead of one clock line and one data line.

At the receiver side, each level change on SCL, SDA, or both, is converted back to a Ternary Symbol. These Symbols are grouped and then decoded into 18 bits; after Parity checking the original 16 data bits have been recovered and become available for use as the original two data bytes.

For HDR-TSP Mode, each data Word (16 data bits plus two Parity bits) is transmitted on the I3C Bus as a run of 12 Ternary Symbols, again using both lines for data. **Figure 54** illustrates I3C Bus transmission of these 12-Symbol runs.

For HDR-TSL Mode, the waveforms are the same except that the number of Symbols and the Frame duration both increases.



480 ns per 12 Symbols at 12.5 MHz SCL

**Figure 54 Twelve Symbols Per Data Word**

Each 12-Symbol run is treated as six Symbol Pairs, transmitted with the most significant Symbol Pair first. Within each Symbol Pair the most significant Symbol is sent first. The two data bytes are transmitted in the following order:

1. The first data byte, starting with the MSb and progressing down to the LSb
2. The second data byte, starting with the MSb and progressing down through the LSb
3. The two parity bits, P1 and P0.

## Ternary Encoding

The coding of the 16 data bits is done in seven phases:

1. Calculate the two Parity bits from the 16 data bits (two bytes) as shown in **Table 66**:

P1 shall contain the XOR of all the odd-index data bits

P0 shall contain the XOR of all the even-index data bits

**Table 66 Parity Bits**

Parity Bit	Works with Data Bits	Notes
<b>P1</b>	15, 13, 11, 9, 7, 5, 3, 1	P1 bit is XOR of all the odd index data bits
<b>P0</b>	14, 12, 10, 8, 6, 4, 2, 0	P0 bit is XOR of all the even index data bits

2. Form the 18-bit string, by appending the two parity bits at the LSb side of the 16-bit data.

3. Parse the 18-bit string out into six 3-bit triplets

4. For each 3-bit triplet, determine the needed Symbol Pair. Use either **Table 67**, or the following formula:

$$BB2 * 2^2 + BB1 * 2^1 + BB0 * 2^0 = TT1 * 3^1 + TT0 * 3^0$$

Where:

- B2, B1 and B0 are the values (0 or 1) of the high, middle, and low bits respectively (binary coefficients) of the triplet
- T1 and T0 are the values (0, 1, or 2) of the first and second Symbols respectively in the resulting Symbol Pair

**Table 67 Converting 3-bit Binary Triplet Value to Ternary Symbol Pair**

Binary Triplet Value				Equivalent Symbol Pair		
B2	B1	B0	Decimal	First Symbol (T1)	Second Symbol (T0)	Symbol Pair
0	0	0	0	0	0	0,0
0	0	1	1	0	1	0,1
0	1	0	2	0	2	0,2
0	1	1	3	1	0	1,0
1	0	0	4	1	1	1,1
1	0	1	5	1	2	1,2
1	1	0	6	2	0	2,0
1	1	1	7	2	1	2,1
(not applicable)			Special: 8 is an error	2	2	2,2

**Symbol Pair Encoding Example****Method 1: Using Table 67**

- Triplet to be encoded: 3'b 101 or decimal 5
- Resulting Symbol Pair: 2'T 12, i.e. T1 = 1 and T0 = 2

**Method 2: Using Formula**

- Start with the formula:

$$BB2 * 2^2 + BB1 * 2^1 + BB0 * 2^0 = TT1 * 3^1 + TT0 * 3^0$$

Substitute the triplet bit values for B2, B1, and B0, and determine the equation's value:

$$1 * 2^2 + 0 * 2^1 + 1 * 2^0 = ?$$

$$1 * 4 + 0 * 2 + 1 * 1 = ?$$

$$4 + 0 + 1 = 5$$

- Determine the necessary values for the two Symbols (ternary coefficients) in the Symbol Pair, T1 and T0:

$$5 = TT1 * 3^1 + TT0 * 3^0$$

$$5 = TT1 * 3 + TT0 * 1$$

$$5 = 1 * 3 + 2 * 1$$

$$T1 = 1, T0 = 2$$

- Express the value of each Symbol (ternary coefficient) as 2 bits. **Table 68** shows which line or lines must change level during a time period in order to transmit a given Symbol. If the high bit of the Symbol value is 0, then the SCL line must change level. If the low bit of the Symbol value is 0, then the SDA line must change level. **Figure 55** shows the transitions.

**Table 68 Converting Ternary Symbol Value to SCL and SDA Level Changes**

Ternary Symbol Value (Ternary Coefficient)		SCL and SDA Level Changes		
Ternary	Binary	SCL,SDA	SCL Change	SDA Change
1'T 0	2'b00	0,0	Yes	Yes
1'T 1	2'b01	0,1	Yes	No
1'T 2	2'b10	1,0	No	Yes
<b>Note:</b> <i>The Symbol Value 2'b11 (which is equal to decimal 3) is not used, because that would indicate that neither SCL nor SDA changed level. In Ternary Signaling, at least one line must change level in order to clock the transmission.</i>				

5. For each Symbol (ternary coefficient), determine the necessary level changes of the SCL and SDA wires during that time slot, using the formulas:

$$\text{Symbol Code Bit 1} = (\text{SCL level}) \text{ XNOR } (\text{Previous SCL level})$$

$$\text{Symbol Code Bit 0} = (\text{SDA level}) \text{ XNOR } (\text{Previous SDA level})$$

**Note:**

XNOR is the logical Exclusive NOR function. It returns “TRUE” or “1” if there is NO CHANGE between the present and previous state, otherwise it returns “FALSE” or “0”.

6. Concatenate the results for each triplet in the corresponding order.
- For HDR-TSP the resultant string of SCL and SDA line level changes shall be directly applied to the SCL and SDA lines.
7. For HDR-TSL, an additional encoding step shall be applied. If a change to the SCL line results in the High state, and if the value of the following legitimate Symbol is not 1’T 0 (2’b00), then the encoder shall insert an additional “dummy” Symbol with value 1’T 1 (2’b01) (i.e. the transmitter shall pull the SCL line Low while keeping the SDA line unchanged). Decoders shall ignore this “dummy” Symbol.

Figure 55 is a state diagram illustrating the four possible states (combinations of High and Low levels on SCL and SDA), and how reception of the three possible Ternary Symbols (0, 1, and 2) causes transitions from one state to the next.




Figure 55 SCL and SDA State Transitions and Their Symbolic Coding

**16-Bit Ternary Encoding Example**

Assume that the 16-bit value to be encoded is: 0x852B or 16'b 1000 0101 0010 1011.

- Determine the values of Parity bits P1 and P0: 1'b0 and 1'b1
- Form an 18-bit string by appending P1 and P0 to the 16-bit value: 18'b 1000 0101 0010 101101
- Regard the 18 bits as six 3-bit triplets: 18'b 100 001 010 010 101 101
- For each triplet, determine the needed Symbol Pair:
  - 3'b 100 → 2'T 11
  - 3'b 001 → 2'T 01
  - 3'b 010 → 2'T 02
  - 3'b 010 → 2'T 02
  - 3'b 101 → 2'T 12
  - 3'b 101 → 2'T 12
- Grouping the six Symbol Pairs, we have: 12'T 11 01 02 02 12 12

The Symbols to be transmitted, and the resulting SCL and SDA transition states to be transmitted, depend upon which HDR Ternary Mode is being used (see **Figure 56**):

- For HDR-TSP, 12 Symbols would be transmitted. The SCL and SDA states would be:

01 01 00 01 00 10 00 10 01 10 01 10

- For HDR-TSL, 16 Symbols would be transmitted. The SCL and SDA states would be:

01 ***01*** 01 00 01 00 10 00 ***01*** 10 01 ***01*** 10 01 ***01*** 10

For HDR-TSL only, the additional “dummy” Symbols shown in ***bold italics*** are inserted.






Figure 56 HDR-TSP and HDR-TSL Waveforms

### Ternary Decoding

On the Decoder side, the received Symbols are decoded into an 18-bit string (16 data bits and two Parity bits) using a five step process:

1. Twelve Symbols are received. Each received Symbol is treated as a 2-bit Symbol Value, following the reverse of the procedure described in the Encoding section. The level changes on the SCL and SDA lines are evaluated and the Ternary Symbols are recovered, as per **Table 68**:

- Symbol Value Bit 1 = (SCL level) XNOR (Previous SCL level)
- Symbol Value Bit 0 = (SDA level) XNOR (Previous SDA level)

This process is different, depending upon which HDR Ternary Mode is being used:

- a. For HDR-TSP Mode, recover sets of 12 Symbols (6 Symbol Pairs) and use them all.
  - b. For HDR-TSL Mode, an additional decoding step is needed: Discard every 2'b01 Symbol if the SCL line is Low. The Decoder continues with this procedure until 12 legitimate Symbols (6 Symbol Pairs) are recovered.
2. Adjacent Symbols are treated as Symbol Pairs, for a total of six Symbol Pairs. Each Symbol Pair may be regarded as a two-digit ternary numbers with digits T1 (3's place) and T0 (1's place).
  3. Each Symbol Pair's value is converted to one 3-bit triplet, using either **Table 67** or the following formula:

$$TT1 * 3^1 + TT0 * 3^0 = BB2 * 2^2 + BB1 * 2^1 + BB0 * 2^0$$

Where T1 and T0 are the values (0, 1, or 2) of the Symbol Pair's two ternary digits, and B2, B1, and B0 are the values (0 or 1) of the bits in the resulting triplet.

4. The six triplets are concatenated to a single 18-bit value. This includes both the original 16-bit data byte pair, and the two parity bits P0 and P1.
5. The two Parity bits are verified and then discarded. At this point, the original byte pair has been recovered.

### 16-Bit Ternary Decoding Example

Assume that the recovered Symbols (ternary coefficients) are 12'T 110102021212.

- Regarded as Symbol Pairs, they are: 12'T 11 01 02 02 12 12
- For each Symbol Pair, determine the needed binary triplet:

- 2'T 11 → 3'b 100
- 2'T 01 → 3'b 001
- 2'T 02 → 3'b 010
- 2'T 02 → 3'b 010
- 2'T 12 → 3'b 101
- 2'T 12 → 3'b 101

- Concatenate the triplets into a single binary number: 18'b 100 001 010 010 101 101
- Regarded as a 16-bit number plus two trailing Parity bits, this is: 18'b 1000 0101 0010 1011 01
- Discarding the Parity bits (after checking them), the fully decoded data is 16'b 1000 0101 0010 1011, or 0x85 and 0x2B.

Parity error handling is further specified at **Section 5.2.3.4**.

### 5.2.3.2 HDR Ternary Command Coding

In the HDR Ternary Modes, a Command Word follows the initial Enter HDR CCC (and any HDR Restart). This Command Word uses the normal 18-bit model.

**Table 69** illustrates the Command Word format for the HDR Ternary Modes.

**Table 69 HDR Ternary Command Word Format**


Bits	Field	Size (bits)	Notes
15	Read / Write	1	1=Read (Slave to Master) 0=Write (Master to Slave)
14:8	Command Code	7	128 possible Write Commands, 128 possible Read Commands
7:1	Slave Address	7	Same Dynamic Address as used in I3C SDR Protocol
0	Reserved	1	Reserved for future use

Regarding bits 15:8 together, the possible Command Code spaces for Read Commands and Write Commands in HDR Ternary Modes are illustrated in **Table 70**.

**Table 70 Read and Write Command Spaces for HDR Ternary Modes**

Command Codes	Command Functions
0x00 – 0x7F	128 possible Write Commands
0x80 – 0xFF	128 possible Read Commands

**Figure 57** is the signal diagram for starting the HDR-TSP Command Code after entering HDR-TSP Mode. HDR-TSL mode is similar.



**Figure 57 HDR-TSP Command Code After ENTHDR1**


As **Figure 57** shows:

- The first SDA or SCL change can take place only after one symbol duration elapses after the SCL pulse falling edge (i.e., half a clock cycle). This time must be at least 32ns, as per **Table 75**.
- The first level change of SDA, SCL, or both signals the first ternary symbol, i.e. T11.

3. In order to determine the value of T11, the Slave calculates the XNOR between the present and previous levels of SDA and of SCL. The Slave can obtain the needed previous SDA and SCL levels in either of two ways.
- The Slave can either:
- Preserve the levels (SDA=1 and SCL=0), as in the ENTHDR1 procedure; or
  - When triggered by the falling edge of the T-Bit SCL pulse, sample the values of SDA and SCL in the same manner as it would for the normal HDR-TSP Mode, and store the values as references for the first XNOR.

Option b is better than option a.

**Figure 58** is the signal diagram for starting the HDR-TSP Command Code after the HDR Repeated Start Pattern. HDR-TSL mode is similar.



**Figure 58 HDR-TSP Command Code After HDR Repeated Start Pattern**

As **Figure 58** shows:

- After the SCL rising edge (which validates the HDR Repeated pattern), an SCL falling edge is provided. The resulting SCL pulse is identical to the SCL Pulse of the T-Bit (see **Figure 57**).
- The first SDA or SCL change can take place only after one symbol duration elapses after the SCL pulse falling edge (i.e., half a clock cycle). This time must be at least 32 ns, per **Table 75**.
- The first level change of SDA, SCL, or both signals the first ternary symbol, i.e. T11.
- In order to determine the value of T11, the Slave calculates the XNOR between the present and previous levels of SDA and of SCL. The Slave can obtain the needed previous SDA and SCL levels in either of two ways.

The Slave can either:

- Preserve the levels (SDA=1 and SCL=0) as eventually expected and recorded immediately after the falling edge of the validating SCL pulse, or
- When triggered by the falling edge of the validating SCL pulse, sample SDA and SCL in the same manner as it would for the normal HDR-TSP Mode, and store the values as references for the first XNOR.

Option b is better than option a.

### 5.2.3.3 HDR Ternary Bus Turnaround

When the HDR Master sends a Read Command while in HDR-TSP Mode or HDR-TSL Mode, the I3C Bus shall turnaround in order to allow the HDR Slave to transmit its Symbols. Likewise, when the HDR Slave is finished sending its data, the I3C Bus shall turnaround in order to allow the HDR Master to regain Bus control.

The first Data Word from the Slave after a Read Command is accomplished by the Master Parking the I3C Bus High (SCL High and SDA High) in one edge, and then tri-stating. The Slave then drives the next edge. The Slave may take many hundreds of nanoseconds to start, if needed.

If the Slave wishes to NACK the Read, then it shall still take over the line, but it shall then immediately transmit the start of an HDR Restart Pattern or HDR Exit Pattern, emitting no Data Words, just as it would after normal Data (see below).

The end of the Slave Read Message is signaled by the Slave transmitting the start of the HDR Restart Pattern and HDR Exit Pattern. This signaling shall be performed only after a completed Data Word, or when no Word is to be emitted (NACKed). This signaling is done via the following steps:

1. The Slave transmits a (non-data) Symbol that sets SCL Low and SDA High. (If SCL is already in the Low state, and SDA is already in the High state from the end of the last data, then this step is skipped.)
2. The Slave transmits the Symbol 2 three times in a row. The first Symbol 2 drives SDA Low (while SCL stays Low), then the second Symbol 2 drives SDA High (while SCL stays Low), and then the third Symbol 2 drives SDA Low again (while SCL stays Low). Since three Symbol 2s in a row is not a legal data coding, the Master shall recognize this as a handover at end of the third Symbol 2.
3. The Slave then releases both SCL and SDA to High-Z. This release shall use normal release timing; i.e., the duration of the release shall be well less than the minimum defined in **Section 6** (see **Table 76**).
4. As soon as the Master sees SDA go Low in this condition (i.e., after three Symbol 2s in a row, leaving both SCL and SDA Low), the Master shall then begin asserting both SCL Low and SDA Low. This assertion shall use the Master's normal Low assertion timing.

**Note:**

*For some period of time, the Master and the Slave will both be driving SCL Low, and also both be driving SDA Low. This is both valid and safe.*

5. The Master shall then wait for a period of at least the minimum  $t_{\text{Edge}}$  defined in **Section 6** (see **Table 76**), and then finally finish the HDR Restart Pattern or HDR Exit Pattern.

#### 5.2.3.4 HDR Ternary Error Detection

Two error types are defined for the HDR Ternary Modes:

1. More than one Symbol 2 in a row. (In Symbol 2 the SCL line does not change, and the SDA line does change.)
  - Exception: More than one Symbol 2 in a row is allowed for HDR Restart or HDR Exit, but only from a known starting state (SCL Low and SDA High), and only at a Data Word boundary (allowing for one Symbol to set up that state). Thus the Symbol pattern 2,2 is only allowed under the following situations:
    - As part of the HDR Exit Pattern, which uses 3 or 4 such Symbol pairs and involves SCL Low
    - As part of the HDR Restart pattern, which uses 2 such Symbol pairs and involves SCL Low
    - As the result of one normal Symbol ending in 2, and the next Symbol starting with 2.
2. Parity errors (see **Section 5.2.3.1.2**).

An error may be seen by an HDR Slave, or by an HDR Master when a Slave is driving the I3C Bus:

- A Slave that sees an error shall stop tracking Symbols and use HDR Exit and HDR Restart Pattern detection. This means to wait until safe. A Slave shall enable the HDR Exit and HDR Restart Pattern Detector upon entry to any HDR Mode, ensuring that it is always safe.
- A Master that sees an error shall wait until the Slave stops transitioning the Bus for 2x the maximum edge-to-edge duration used by that Slave. Then the Master shall force out the HDR Exit Pattern.

If an error occurs in the RnW Bit in a Private Read Transfer, then the Write Data from the Master might conflict with the Read Data from the Slave. Both the Master and the Slave should always monitor the Data they transmit. If the Master or Slave performs such monitoring, and if the monitored Data differs from the Data the Master or Slave intended to send (except for data transferred during the Dynamic Address Arbitration procedure), then this shall be considered an error. After detecting this error, both the Master and the Slave shall stop the transmission and then the Slave shall wait for HDR EXIT or HDR Restart. After the Master sends HDR EXIT, it may retry the transmission.

**Note:**

*It could be appropriate to wait for the Symbol 2,2, but the Master would still need to see quiescence. If the Master is seeing errors, then the results of even a Symbol 2,2 are questionable.*

## 6 I3C Electrical Specifications

### 6.1 DC I/O Characteristics

3069 This Section describes the DC operating parameters of the I3C interface in two modes: Push-Pull Mode and  
3070 Open Drain Mode. In Push-Pull Mode, the SDA pin drives at higher speeds with a totem-pole driver.

3071 Two important parameters should be noted for I3C:

- 3072 • The I3C interface targets nominal operating voltages of 1.2V, 1.8V, and 3.3V or less. The I3C  
3073 interface is not characterized for 5V systems, but could be extended to support 5V if sufficient  
3074 driver strength, reduced diameter, and/or reduced speed is used in the system.
- 3075 • For peak speeds the capacitance loading allowed is reduced to 50pF, which is much lower than  
3076 Legacy I<sup>2</sup>C. With I3C higher capacitance busses are possible, but only at reduced speeds and with  
3077 reduced features (e.g. no I<sup>2</sup>C Devices are supported).

3078

**Table 71 I3C I/O Stage Characteristics Common to Push-Pull Mode and Open Drain Mode**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	Notes
Operating Voltage	$V_{DD}$	—	1.10	1.20	1.30	V	1
			1.65	1.80	1.95		
			2.97	3.30	3.63		
Low-Level Input Voltage	$V_{IL}$	—	-0.3	—	$0.3 * V_{DD}$	V	
High-Level Input Voltage	$V_{IH}$	—	$0.7 * V_{DD}$	—	$V_{DD} + 0.3$	V	
Schmitt Trigger Inputs Hysteresis	$V_{hys}$	—	$0.1 * V_{DD}$	—	—	V	
Output Low Level	$V_{OL}$	For $V_{DD} < 1.4V$ : $I_{OL} = 2$ mA	—	—	0.18	V	2
		For $V_{DD} \geq 1.4V$ : $I_{OL} = 3$ mA	—	—	0.27	V	2
Input Current (per Input-Only I/O Pin)	$I_i$	-100 mV < $V_i$ < $V_{DD} + 100$ mV for $\geq 1.8V$ nominal	-10	—	10	$\mu A$	2
		-100 mV < $V_i$ < $V_{DD} + 100$ mV for < 1.8V nominal	-5	—	5	$\mu A$	2
Capacitance (per I/O Pin)	$C_i$	For < 1.8V nominal	—	—	5	pF	5
		For $\geq 1.8V$ nominal	—	—	10	pF	5
Capacitance Mismatch Between Pins	$\Delta C$	Difference between SDA and SCL capacitance $C_i \leq 5pF$	—	—	1.5	pF	5
		Difference between SDA and SCL capacitance $C_i > 5pF$	—	—	3	pF	5

**Push-Pull Only**

Output High Level	$V_{OH}$	For $V_{DD} < 1.4V$ : $I_{OH} = -2$ mA	$V_{DD} - 0.18$	—	—	V	2
		For $V_{DD} \geq 1.4V$ : $I_{OH} = -3$ mA	$V_{DD} - 0.27$	—	—	V	2

**Legacy Mode with Pull-Up**

Pull-Up for Open Drain	$R_p$	$t_r$ = Max rise time $C_b$ = Bus Capacitance $V_{DD} = 1.2V, 1.8V, \text{ or } 3.3V$	$\frac{V_{V_{DDD}} - V_{V_{0000}}}{3}$ for $V_{DD} \geq 1.4V$	$\frac{0.8473 * C_{CCC}}{2833}$	$\Omega$	3, 4, 6, 7
		$t_r = 120$ ns $C_b = 50pF$	$\frac{V_{V_{DDD}} - V_{V_{0000}}}{2}$ for $V_{DD} < 1.4V$	2833		



**Note:**

- 1) *This Specification considered only 1.2V, 1.8V, and 3.3V, with associated tolerances. Other voltage ranges are not prohibited. Any I3C Bus implementation shall ensure the correct operation of the Devices resident on the Bus, notably the inter-compatibility of their voltage ranges.*
- 2) *Negative sign for currents indicates current direction.*
- 3)  $V(t1) = 0.3 * V_{DD} = V_{DD} (1 - e^{-t1 / RC})$ ; then  $t1 = 0.3566749 * RC$   
 $V(t2) = 0.7 * V_{DD} = V_{DD} (1 - e^{-t2 / RC})$ ; then  $t2 = 1.2039729 * RC$   
 $T = t2 - t1 = 0.8473 * RC$
- 4) *Pull-Up for Open Drain shall be switched off during I3C Push-Pull operation. May be implemented as: A Pull-Up internally; A current source internally; or an external Pull-Up resistor driven by a pin.*
- 5) *For Devices that support both 1.8V and 3.3V, the larger capacitance may be used.*
- 6) *Open-Drain never occurs on SCL*
- 7) *A weak pull-up needs to be applied as well for Master handoff*

I3C supports Legacy I<sup>2</sup>C Slaves. An important feature of an I<sup>2</sup>C Slave is the 50ns Spike Filter on the SDA and SCL pads. If a Spike Filter is implemented on all I<sup>2</sup>C Devices present on the I3C Bus, then the I3C Bus may operate at maximum rated clock frequency. If any I<sup>2</sup>C Device does not have a Spike Filter, then the I3C Bus speed is determined by the slowest Legacy I<sup>2</sup>C Device without a Spike Filter. Other requirements of an I<sup>2</sup>C Legacy Slave are listed in **Table 72**.

**Table 72 Legacy I<sup>2</sup>C Device Requirements When Operating on I3C**

Feature	Required	Desirable	Not Used	Not Allowed	Notes
Fm Speed	X	–	–	–	–
Fm+ Speed	–	X	–	–	–
HS and UFm	–	–	X	–	2
Static I <sup>2</sup> C Address	X	–	–	–	–
50ns Spike Filter	–	X	–	–	1
Clock Stretching by Slave	–	–	–	X	–
I <sup>2</sup> C Extended Address (10 bit)	–	–	X	–	2
I3C Reserved Address	–	–	–	X	–
<b>Note:</b> 1) Lack of Spike Filter will severely degrade Bus performance and eliminate certain I3C Bus features 2) “Not Used” means that the I3C Master will not make use of the I <sup>2</sup> C feature, however if the Slave supports the feature, then it will not interfere with I3C Bus operation.					

## 6.2 Timing Specification

3085 A key feature of I3C is to maximize the speed of data transfer and minimize the time required for low-  
3086 power Devices to remain in Active Mode. In Single Data Rate Mode this is accomplished by keeping Bus  
3087 capacitance low and clock speed high. For large packets of data an additional speed improvement is  
3088 possible using HDR Modes, where data is transferred on every clock edge. I3C supports Legacy I<sup>2</sup>C Fm  
3089 and Fm+ Modes. **Table 73** gives reference timing requirements used in Legacy Mode.

3090

**Table 73 I3C Timing Requirements When Communicating With I<sup>2</sup>C Legacy Devices**

Parameter	Symbol	Timing Diagram	Legacy Mode 400kHz / Fm		Legacy Mode 1MHz / Fm+		Units	Notes
			Min	Max	Min	Max		
SCL Clock Frequency	f <sub>SCL</sub>	–	0	0.4	0	1.0	MHz	–
Setup Time for a Repeated START	t <sub>SU_STA</sub>	Figure 59	600	–	260	–	ns	–
Hold Time for a (Repeated) START	t <sub>HD_STA</sub>	Figure 59	600	–	260	–	ns	–
SCL Clock Low Period	t <sub>LOW</sub>	Figure 59	1300	–	500	–	ns	–
	t <sub>DIG_L</sub>	Figure 59 Figure 76	t <sub>LOW</sub> + t <sub>rCL</sub>	–	t <sub>LOW</sub> + t <sub>rCL</sub>	–	ns	–
SCL Clock High Period	t <sub>HIGH</sub>	Figure 59	600	–	260	–	ns	–
	t <sub>DIG_H</sub>	Figure 59 Figure 76	t <sub>HIGH</sub> + t <sub>rCL</sub>	–	t <sub>HIGH</sub> + t <sub>rCL</sub>	–	ns	–
Data Setup Time	t <sub>SU_DAT</sub>	Figure 59	100	–	50	–	ns	–
Data Hold Time	t <sub>HD_DAT</sub>	Figure 59	–	–	–	–	ns	–
SCL Signal Rise Time	t <sub>rCL</sub>	Figure 59	20	300	–	120	ns	–
SCL Signal Fall Time	t <sub>fCL</sub>	Figure 59	20 * (V <sub>DD</sub> / 5.5V)	300	20 * (V <sub>DD</sub> / 5.5V)	120	ns	–
SDA Signal Rise Time	t <sub>rDA</sub>	Figure 59	20	300	–	120	ns	–
SDA Signal Fall Time	t <sub>fDA</sub>	Figure 59	20 * (V <sub>DD</sub> / 5.5V)	300	20 * (V <sub>DD</sub> / 5.5V)	120	ns	–
Setup Time for STOP	t <sub>SU_STO</sub>	Figure 59	600	–	260	–	ns	–
Bus Free Time Between a STOP Condition and a START Condition	t <sub>BUF</sub>	–	1.3	–	0.5	–	μs	–
Pulse Width of Spikes that the Spike Filter Must Suppress	t <sub>SPIKE</sub>	Figure 76	0	50	0	50	ns	–

3091 During an I3C communication the drive on the SDA pin shall have the ability to dynamically switch  
3092 between Push-Pull and Open Drain.

3093

**Table 74 I3C Open Drain Timing Parameters**

Parameter	Symbol	Timing Diagram	I3C Open Drain Mode		Units	Notes
			Min	Max		
Low Period of SCL Clock	$t_{LOW\_OD}$	Figure 63	200	—	ns	1, 2
	$t_{DIG\_OD\_L}$	Figure 63	$t_{LOW\_ODmin} + t_{rDA\_ODmin}$	—	ns	—
High Period of SCL Clock	$t_{HIGH}$	Figure 60	—	41	ns	3, 4
	$t_{DIG\_H}$	Figure 60 Figure 76	—	$t_{HIGH} + t_{CF}$	ns	—
Fall Time of SDA Signal	$t_{rDA\_OD}$	Figure 63	$t_{CF}$	12	ns	—
SDA Data Setup Time During Open Drain Mode	$t_{SU\_OD}$	Figure 61 Figure 63	3	—	ns	1
Clock After START (S) Condition	$t_{CAS}$	Figure 63	38.4 nano	For ENTAS0: 1 $\mu$	seconds	5, 6
				For ENTAS1: 100 $\mu$		
				For ENTAS2: 2 milli		
				For ENTAS3: 50 milli		
Clock Before STOP (P) Condition	$t_{CBP}$	Figure 64	$t_{CASmin} / 2$	—	seconds	—
Current Master to Secondary Master Overlap time during handoff	$t_{MMOverlap}$	Figure 74	$t_{DIG\_OD\_Lmin}$	—	ns	—
Bus Available Condition	$t_{AVAL}$	—	1	—	$\mu$ s	7
Bus Idle Condition	$t_{IDLE}$	—	1	—	ms	—
Time Internal Where New Master Not Driving SDA Low	$t_{MMLock}$	Figure 74	$t_{AVALmin}$	—	us	—
<b>Note:</b> <ol style="list-style-type: none"> <li>1) This is approximately equal to <math>t_{LOWmin} + t_{DS\_ODmin} + t_{rDA\_ODtyp} + t_{SU\_ODmin}</math></li> <li>2) The Master may use a shorter Low period if it knows that this is safe, i.e., that SDA is already above <math>V_{IH}</math></li> <li>3) Based on <math>t_{SPIKE}</math>, rise and fall times, and interconnect</li> <li>4) This maximum High period may be exceeded when the signals can be safely seen by Legacy I<sup>2</sup>C Devices, and/or in consideration of the interconnect (e.g., a short Bus)</li> <li>5) On a Legacy Bus where I<sup>2</sup>C Devices need to see Start, the <math>t_{CAS}</math> Min value is further constrained (see Section 5.1.3.5)</li> <li>6) Slaves that do not support the optional ENTASx CCCs (see Section 5.1.9.3.2) shall use the <math>t_{CAS}</math> Max value shown for ENTAS3</li> <li>7) On a Mixed Bus with Fm Legacy I<sup>2</sup>C Devices, <math>t_{AVAL}</math> is 300ns shorter than the Fm Bus Free Condition time (<math>t_{BUF}</math>)</li> </ol>						

3094

**Table 75 I3C Push-Pull Timing Parameters for SDR and HDR-DDR Modes**


Parameter		Symbol	Timing Diagram	Min	Typ	Max	Units	Notes
SCL Clock Frequency		f <sub>SCL</sub>	–	0.01	12.5	12.9	MHz	1
SCL Clock Low Period		t <sub>LOW</sub>	Figure 59	24	–	–	ns	–
		t <sub>DIG_L</sub>	Figure 60	32	–	–	ns	2, 4
SCL Clock High Period for Mixed Bus		t <sub>HIGH_MIXED</sub>	Figure 60	24	–	–	ns	–
		t <sub>DIG_H_MIXED</sub>	Figure 60	32	–	45	ns	2, 3
SCL Clock High Period		t <sub>HIGH</sub>	Figure 59	24	–	–	ns	–
		t <sub>DIG_H</sub>	Figure 60 Figure 59	32	–	–	ns	2
Clock in to Data Out for Slave		t <sub>SCO</sub>	Figure 66	–	–	12	ns	–
SCL Clock Rise Time		t <sub>CR</sub>	Figure 59	–	–	150 * 1 / f <sub>SCL</sub> (capped at 60)	ns	–
SCL Clock Fall Time		t <sub>CF</sub>	Figure 59	–	–	150 * 1 / f <sub>SCL</sub> (capped at 60)	ns	–
SDA Signal Data Hold in Push-Pull Mode	Master	t <sub>HD_PP</sub>	Figure 65	t <sub>CR</sub> + 3 and t <sub>CF</sub> + 3	–	–	–	4
	Slave	t <sub>HD_PP</sub>	Figure 67 Figure 68	0	–	–	–	–
SDA Signal Data Setup in Push-Pull Mode		t <sub>SU_PP</sub>	Figure 65 Figure 66	3	–	N/A	ns	–
Clock After Repeated START (Sr)		t <sub>CASr</sub>	Figure 72	t <sub>CASmin</sub>	–	N/A	ns	–
Clock Before Repeated START (Sr)		t <sub>CBSr</sub>	Figure 72	t <sub>CASmin</sub> / 2	–	N/A	ns	–
Capacitive Load per Bus Line (SDA/SCL)		C <sub>b</sub>	–	–	–	50	pF	–
<b>Note:</b> 1) $F_{SCL} = 1 / (t_{DIG\_L} + t_{DIG\_H})$ 2) $t_{DIG\_L}$ and $t_{DIG\_H}$ are the clock Low and High periods as seen at the receiver end of the I3C Bus using $V_{IL}$ and $V_{IH}$ (see <b>Figure 59</b> ) 3) When communicating with an I3C Device on a mixed Bus, the $t_{DIG\_H\_MIXED}$ period must be constrained in order to make sure that I <sup>2</sup> C Devices do not interpret I3C signaling as valid I <sup>2</sup> C signaling. 4) As both edges are used, the hold time needs to be satisfied for the respective edges; i.e., $t_{CF} + 3$ for falling edge clocks, and $t_{CR} + 3$ for rising edge clocks.								

3095

Table 76 I3C Push-Pull Timing Parameters for HDR-TSP and HDR-TSL Modes							
Parameter	Symbol	Timing Diagram	Min	Typ	Max	Units	Notes
Edge-to-Edge Period	$t_{EDGE}$	Figure 75	$t_{DIG\_H}$	–	–	ns	1, 2
Allowed Difference Between Signals for ‘Simultaneous’ Change	$t_{SKEW}$	Figure 75	–	–	12.8	ns	–
Stable Condition Between Symbols	$t_{EYE}$	Figure 75	12	–	–	ns	–
Time Between Successive Symbols	$t_{SYMBOL}$	Figure 75	$t_{EDGE}$ Min	–	–	ns	–
<b>Note:</b> 1) Edges occur at the rate of $1 / (t_{EDGE} * 2)$ 2) In a Mixed Bus, HDR-TSL shall respect the maximum $t_{DIG\_H\_MIXED}$ shown in <b>Table 75</b> .							


3096  
3097

The timing diagram in **Figure 59** depicts I3C Legacy Mode for I<sup>2</sup>C Devices. The timing parameters referenced in this diagram appear in **Table 73**.



3098  
3099  
3100

Figure 59 I3C Legacy Mode Timing



**Figure 60 tDIG\_H and tDIG\_L**

The start of a typical I3C communication in SDR Mode is shown in **Figure 61**. The initial communication looks very similar to I<sup>2</sup>C, with additional commands that follow as described in **Section 4**. The key difference is that higher clock speed is supported, up to 12.5MHz. The higher clock speed allows Legacy I<sup>2</sup>C Devices with 50 ns Spike Filters to ignore the communications. The Master can then run in SDR Mode for I3C Devices using full 12.5 MHz timing, though it will have to slow down in order to communicate with Legacy I<sup>2</sup>C Devices. **Figure 61** shows the beginning of a transaction, where the Slave acknowledges its address.

**Figure 62** shows the possible continuation of an I3C SDR communication, in the case where the Slave does not acknowledge its address. The Master may either STOP the communication, or else continue with a Repeated START.






Figure 61 I3C Data Transfer – ACK by Slave




Figure 62 I3C Data Transfer – NACK by Slave

3117 **Figure 63** shows the timing parameters for an I3C START Condition, and **Figure 64** shows the timing  
3118 parameters for an I3C STOP Condition. Notice for both the START and the STOP, the SDA pin is in Open  
3119 Drain mode, as indicated by  $t_{DV}$ 's slow rise time.




Figure 63 I3C START Condition Timing






Figure 64 I3C STOP Condition Timing


**Figure 65** and **Figure 66** illustrate the timing parameters that are unique to the Master Device and to the Slave Device, as specified in **Table 75**. The primary difference between the two is that a Master always transmits the clock (SCL), whereas the Slave is receiver-only on the SCL pin.



**Figure 65 I3C Master Out Timing**




**Figure 66 I3C Slave Out Timing**



3131

3132


Figure 67 Master SDR Timing



3133


3134

Figure 68 Master DDR Timing



3135

3136



**Figure 70 T-Bit When Slave Ends Read and Master Generates Repeated START**






Figure 71 T-Bit When Slave and Master Agree to Continue Read Message





Note:

Sr immediately followed by P is illegal for I2C devices,  
however many devices are not adversely affected by it.  
The condition is not illegal for I3C devices

— = Active Drive by Master or Slave  
— — — = High-Z by Master  
- - - - = Open-Drain class Pull-Up by Master  
- . . - . = High-Z by Slave

Figure 72 T-Bit When Master Ends Read with Repeated START and STOP




Figure 73 T-Bit When Master Ends Read via Repeated START and Further Transfer

3143

3144





Figure 74 Master to Master Bus Handoff

3147 **Figure 75** shows the unique timing parameters for the I3C Ternary Protocol. In this Mode of operation,  
 3148 both the SDA line and the SCL line carry data.



#### Design Conditions


1. The differences of load magnitude and drive strength between the SDA and SCL lines result in different slopes, as shown
2. MASK period  $\geq$  MAX  $t_{SKEW}$  + MAX rise/fall time between  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ , respectively, decreased by the time crossing the hysteresis window.

#### Simplifying Assumptions

1.  $t_{SKEW}$  is the same for both edges
2. Base CLOCK (e.g. 12.5MHz) is asymmetrical
3. Falling edges are equal to rising edges
4. The MASK is shown as starting from the last possible moment, whereas in reality it could be shifted left (towards the start point) delayed by the hysteresis window.

**Figure 75 Ternary Protocol Timing**

**Figure 76** shows the timing parameters related to the Spike Filter on a Legacy I<sup>2</sup>C Device. This timing shall be met, in order to ensure that Legacy I<sup>2</sup>C Devices properly ignore I3C High Speed Mode. It is recommended that both the SCL pin and the SDA pin have a Spike Filter. The timing is specified in **Table 75**.



**Figure 76 I<sup>2</sup>C Spike Filter Behavior**

3157 **Table 77** through **Table 79** detail how timing and drive strength are adjusted during transmission of an I3C  
3158 Message.

3159 **Table 77 Timing and Drive for Start of New Frame: No Contention on A7**

	S	Header				Data	P
	START	ArbBit	Addr [5:0]	RnW	ACK	N Data + Parity	STOP
SDA Mode	Open Drain	Open Drain	Push-Pull	Push-Pull	Open Drain	Push-Pull	Push-Pull
Clocks	1	1	6	1	1	9 * N	1

3160 **Table 78 Timing and Drive for Start of New Frame: With Contention on A7**


	S	Header				Data	P
	START	ArbBit	Addr [5:0]	RnW	ACK	N Data + Parity	STOP
SDA Mode	Open Drain	Open Drain	Open Drain	Open Drain	Open Drain	Push-Pull	Push-Pull
Clocks	1	1	6	1	1	9 * N	1
<b>Note:</b> <i>Contention on A6, so Arbitrated over A5 to A0 and RnW.</i>							

3161 **Table 79 Timing and Drive for Continuation of Frame Using Repeated START**

	S	Header / Data...	Sr	Header		Data	P
	START	...	START	Addr/RW	ACK	N Data + Parity	STOP
SDA Mode	Open Drain	...	Push-Pull	Push-Pull	Open Drain	Push-Pull	Push-Pull
Clocks	1	...	1	8	1	9 * N	1
<b>Note:</b> <i>There may be any number of Repeated STARTs before the STOP.</i>							

Annex A I3C Communication Format Details

A.1 I3C CCC Transfers



A.2 I3C Private Write and Read Transfers





Figure 78 I3C Private Write and Read Transfers with 7'h7E Address





31.66  
31.67

Figure 79 I3C Private Write and Read Transfers without 7'h7E Address

A.3 Legacy I<sup>2</sup>C Write and Read Transfers on the I3C Bus




Figure 80 Legacy I<sup>2</sup>C Write and Read Transfers in I3C Bus with 7'h7E Address




Figure 81 Legacy I<sup>2</sup>C Write and Read Transfers in I3C Bus without 7'h7E Address

A.4 Dynamic Address and Enter HDR




Figure 82 Dynamic Address Allocation ENTDAACCC Bus Modal




Figure 83 Enter HDR Mode CCC Bus Modal

This page intentionally left blank.

## Annex B SDR Mode Error Type Origins

### B.1 Error Types in I3C CCC Transfers




Figure 84 Error Type Origins: I3C CCC Transfers

B.2 Error Types in I3C Private Read and Write Transfers




Figure 85 Error Type Origins: I3C CCC Private Write & Read Transfers with 7'h7E Address




Figure 86 Error Type Origins: I3C Private Read Transfers without 7'h7E Address

B.3 Error Types in Dynamic Address Arbitration





Figure 87 Error Type Origins: Dynamic Address Arbitration



## Annex C I3C Master FSMs


**Figure 88** shows the key transmission Modes and their entry, resume and exit sequences. It includes the SDR transmission states, and differentiates these from other capabilities and Modes. It captures the states at which Arbitration happens as well.



**Figure 88 I3C Main Master FSM**

**Figure 89** through **Figure 93** represent I3C features including In-Band Interrupts, Secondary Master, Dynamic Address Assignment, and Hot-Join.

### Slave Interrupt request



**Figure 89 Slave Interrupt Request FSM**




Figure 90 Dynamic Address Assignment FSM






Figure 91 Hot-Join FSM




**Figure 92 Secondary Master Request FSM**

**Figure 93 Master Regaining Bus Ownership FSM**

3200


3201

3202 The FSMs in **Figure 94** represent the Master states when in HDR transmission Modes, including Entry,  
3203 Resume, and Exit sequence for HDR Ternary Modes and HDR-DDR Mode.



**Figure 94 HDR Ternary and HDR-DDR Mode FSMs**

3206 **Figure 95** is for reference only.



**Figure 95 I2C Legacy Master FSM**




## Annex D Typical I3C Protocol Communications

**Figure 96** through **Figure 101** illustrate a typical communication for each of the six I3C Protocols. While these diagrams do not exhaustively illustrate all possible I3C communications, they do serve as useful introductions to the signaling and transmission formatting used in each I3C Protocol.

**Figure 96** illustrates example communication using I3C Single Data Rate (SDR) coding. It shows the Master reading a byte of data from the Slave at Address 0x2B in SDR Mode.

From the Bus Free Condition, the Master issues a START by driving the SDA line Low while keeping the SCL line High. It then issues the Broadcast Address (7'h7E) followed by RnW (0 for Write). Then the Master turns on a pull-up resistor and goes to Open Drain. All Slaves ACK by pulling the SDA line Low (in the Figure, pink fill means the Slave is in control of the SDA line at this time). The Master then issues a Repeated START, then the Address of the Slave (0x2B) it wants to read followed by RnW (1 for Read). The Master then turns on a pull-up resistor and goes to Open Drain, allowing the Slave to acknowledge by pulling the SDA line Low. At this point, the Master continues to toggle the SCL line and release the SDA line, allowing the Slave to drive SDA to send one byte of data (0x4A) followed by 'T'. T=1 informs the Master that there is additional data, whereas T=0 signals the end. Here there is additional data, so the Slave drives SDA High until SCL goes High, at which time it releases SDA. The Master has the option of holding SDA High with a weak pull-up, which signals to the Slave that the Master allows another byte to be transmitted, or to pull SDA Low (while SCL is High – hence a Repeated START), which would signal to the Slave that the Master has terminated the Read and is taking over.


SDR Mode is backwards compatible with Legacy I<sup>2</sup>C Devices, because the High time of an SCL pulse is always less than 50ns and therefore SCL will always appear to be Low because of the I<sup>2</sup>C 50ns Spike Filter.



**Figure 96 Example Communication Using I3C Coding SDR**

**Figure 97** shows the Master issuing a CCC Direct Command to a single Slave. This particular command (GETPID) reads the Provisional ID of a Slave.


From the Bus Free Condition, the Master issues a START by driving the SDA line Low while keeping the SCL line High. It then issues the Broadcast Address (7'h7E) followed by RnW (0 for Write). Then the Master turns on a pull-up resistor and goes to Open Drain. All Slaves ACK by pulling SDA Low (in the Figure, pink fill means the Slaves are in control of SDA at this time). The Master then issues the Direct Common Command Code for GETPID (0x8C) followed by parity bit 'T' (odd parity = 0 for 0x8C) then the 7-bit Dynamic Address of the Slave (chosen arbitrarily here to be 0x2B) followed by a RnW bit (1 for Read). Then the Master turns on a pull-up resistor and goes to Open Drain, allowing the Slave at Address 0x2B to ACK by pulling SDA Low, which tells the Master that the Slave Acknowledges the command and will comply. (Alternatively, the Slave may NACK by not pulling SDA Low, which would inform the Master that the Slave will not comply – in this case, that an error occurred.) Following the ACK the Slave outputs its 48-bit PID one byte at a time, and then the Master issues a Repeated START (this part of the waveform sequence is not shown in the Figure).



**Figure 97 Example Communication Using I3C Coding SDR with CCC Direct Addressing**

**Figure 98** illustrates example SDR communication with a CCC Broadcast command. The command used in this example sets the Maximum Read Length of all Slaves to 43 bytes (0x002B).

From the Bus Free Condition, the Master issues a START by driving the SDA line Low while keeping the SCL line High. It then issues the Broadcast Address (7'h7E) followed by RnW (0 for Write). Then the Master turns on a pull-up resistor and goes to Open Drain. All Slaves ACK by pulling SDA Low (in the Figure, pink fill means the Slaves are in control of SDA at this time). The Master then issues the Broadcast Common Command Code for SETMRL (0x09) followed by parity bit 'T' (odd parity = 1 for 0x09), and then 2 data bytes (MSb first) to define the maximum number of bytes which can be read from a Slave in a single read operation. Each data byte is followed by a 'T' bit (parity bit – odd parity). After this the Master issues a Repeated START.



**Figure 98 Example Communication Using I3C Coding SDR with CCC Broadcast**

**Figure 99** illustrates use of the HDR-DDR (Double Data Rate) Mode. It shows how the Master can change the Mode from SDR (Single Data Rate) Mode to HDR-DDR Mode, and a sample of the HDR-DDR data format.

From the Bus Free Condition, the Master issues a START by driving the SDA line Low while keeping the SCL line High. The Master then issues the Broadcast Address (7'h7E) followed by RnW (0 for Write). Then the Master turns on a pull-up resistor and goes to Open Drain. All Slaves 'ACK' by pulling SDA Low (in the Figure, pink fill means the Slaves are in control of SDA at this time). The Master then issues the Broadcast Common Command Code for ENTHDR0 (0x20), followed by parity bit "T" (odd parity = 0 for 0x20). At this point, the Bus is in HDR-DDR Mode. In the HDR-DDR protocol, the SDA line is sampled on every SCL edge (both Low-to-High and High-to-Low transitions of SCL). The HDR-DDR Word consists of a 2-bit Preamble, followed by two bytes of data, followed by two parity bits. The waveform for the 5-bit CRC and following traffic is not shown in the Figure.

HDR-DDR Mode is backwards compatible with Legacy I<sup>2</sup>C Devices, because the High time of an SCL pulse is always less than 50ns and as a result SCL will always appear to be Low because of the I<sup>2</sup>C 50ns Spike Filter.





Figure 99 Example Communication Using HDR-DDR Protocol

**Figure 100** illustrates use of the HDR-TSL (Ternary Symbol Legacy) Mode, which is only used if a Legacy I<sup>2</sup>C Device is present on the Bus. It shows how the Master can change the Mode from SDR (Single Data Rate) Mode to HDR-TSL Mode, and a sample of the HDR-TSL data format.

From the Bus Free Condition, the Master issues a START by driving the SDA line Low while keeping the SCL line High. It then issues the Broadcast Address (7'h7E) followed by RnW (0 for Write). Then the Master turns on a pull-up resistor and goes to Open Drain. All Slaves ACK by pulling SDA Low (in the Figure, pink fill means the Slaves are in control of SDA at this time). The Master then issues the Broadcast Common Command Code for ENTHDR2 (0x22) followed by parity bit 'T' (odd parity = 1 for 0x22). At this point, the Bus is in HDR-TSL Mode. In this protocol, the SCL line is more than just the clock. Both SDA transitions and SCL transitions carry data. The ternary conversion can be understood by considering that each octal digit is equivalent to two ternary Symbols. For example, for octal sequence 412255 we have: 4=3+1, 1=0+1, 2=0+2, 2=0+2, 5=3+2, 5=3+2. The clock pulse occurs when SCL transitions, when SDA transitions, or when both lines transition simultaneously.

HDR-TSL Mode is backwards compatible with Legacy I<sup>2</sup>C Devices, because the High time of an SCL pulse is always less than 50ns, and as a result SCL will always appear to be Low due to the I2C 50ns Spike Filter. Note that in the Figure, the thick blue High-to-Low transitions of SCL are dummy edges added in order to make sure that SCL pulses are always less than 50ns. High-to-Low SCL transitions that occur without a simultaneous SDA transition are always dummy transitions.




**Figure 100 Example Communication Using HDR-TSL Protocol**

**Figure 101** illustrates use of HDR-TSP (High Data Rate – Ternary Symbol for Pure Bus) Mode. This protocol is only used when there are no I<sup>2</sup>C Devices on the Bus. The Figure shows how the Master can change the Mode from SDR (Single Data Rate) to HDR-TSP Mode, and a sample of the TSL data format.

From the Bus Free Condition, the Master issues a START by driving the SDA line Low while keeping the SCL line High. The Master then issues the Broadcast Address (7'h7E) followed by RnW (0 for Write). Then the Master turns on a pull-up resistor and goes to Open Drain. All Slaves ACK by pulling SDA Low (in the Figure, pink fill means the Slaves are in control of SDA at this time). The Master then issues the Broadcast Common Command Code for ENTHDR1 (0x21) followed by parity bit 'T' (odd parity = 1 for 0x21). At this point, the Bus is in HDR-TSP Mode. In the HDR-TSP protocol, the SCL is more than just the clock. Both SDA transitions and SCL transitions carry data. The ternary conversion can be understood by considering that each octal digit is equivalent to two ternary Symbols. For example, for octal sequence 412255 we have: 4=3+1, 1=0+1, 2=0+2, 2=0+2, 5=3+2, 5=3+2). The clock pulse occurs when SCL transitions, when SDA transitions, or when both lines transition simultaneously.

HDR-TSP Mode supports the highest data-rate and uses the least energy per byte, however it is not backwards compatible with Legacy I<sup>2</sup>C Devices since the High duration of an SCL pulse can exceed 50ns.



**Figure 101 Example Communication Using HDR-TSP Protocol**

## Participants

- 1 The list below includes those persons who participated in the Working Group that developed this
- 2 Specification and who consented to appear on this list.

Yossi Amon, Qualcomm Incorporated  
Miguel Barasch, Qualcomm Incorporated  
Rajesh Bhaskar, Intel Corporation  
Geraud Cheenne, STMicroelectronics  
Sriraman Dakshinamurthy, InvenSense, Inc.  
Kenneth Foust, Intel Corporation  
Chris Grigg, MIPI Alliance (staff)  
Anubhav Gupta, Intersil Corporation  
Hsiehchang Ho, MediaTek Inc.  
Doug Hoffman, Qualcomm Incorporated  
Toshihisa Hyakuda, Sony Corporation  
Paul Kimelman, NXP Semiconductors  
Michael Laisne, Dialog Semiconductor  
Alessandro Mecchia, STMicroelectronics  
Pratap Neelasheety, Synopsys, Inc.  
Alex Passi, Cadence Design Systems, Inc.  
Venkata Suresh Perumalla, NVIDIA  
Radu Pitigoi-Aron, Qualcomm Incorporated

Duane Quiet, Intel Corporation  
James Rippie, MIPI Alliance (staff)  
Jim Ross, Skyworks Solutions, Inc.  
Volker Rzehak, Texas Instruments Incorporated  
Brad Sharpe-Geisler, Lattice Semiconductor Corp.  
Satwant Singh, Lattice Semiconductor Corp.  
Dong Hyun Song, SK Hynix  
Amit Srivastava, Intel Corporation  
Przemyslaw Sroka, Cadence Design Systems, Inc.  
Tatsuya Sugioka, Sony Corporation  
Hiroo Takahashi, Sony Corporation  
Asmah Truky, Intel Corporation  
Suresh Venkatachalam, Synopsys, Inc.  
Girish Venkatraman, Intel Corporation  
Niel Warren, Knowles Electronics  
Rick Wietfeldt, Qualcomm Incorporated  
Tim White, IDT