Operating system

Part VIII: Memory (Advanced)

By KONG LingBo (孔令波)

Goals

- Know the related concepts
 - Virtual Memory, Logical address, Physical address, Address translation
- Virtual memory
 - (on-demand) Paging scheme
 - (on-demand) Segmentation
 - Segmentation + Paging
 Hybrid

Now

 It's time to learn the real techniques used by current OSs to provide <u>VIRTUAL MEMO</u> <u>RY</u>

- We have known the fact
 - The instructions and data of a program should be stored in Main Memory first before its execution
 - With the experience on Windows[®], we can infer that a program whose size is larger than the M M can still run
 - Dit seems that there is a "virtual" memory!

http://searchstorage.techtarget.com/definition/virtual


Physical memory memory

Virtual memory is a feature of an operating system that

enables a process to use a memory (RA M) address space that is independent o f other processes running in the same s ystem,

and use a space that is **larger than the actual amount of RAM** present, tempo
rarily relegating some contents from R
AM to a disk, with little or no overhead.

 Virtual memory combines active RA M and inactive memory to form a la rge range of contiguous addresses.



Virtual memory

(per process)

tp://en.wikipedia.org/wiki/Virtual memory

Virt ual Me mor y

Paging

- Basic paging
- Paging-based VM
 - How to support the transparency of using space larger than the physical memory space
- Page replacement algorithms
- Segmenting
 - Basic segmenting
 - Segmentation-based VM
 - How to support the transparency of using space larger than the physical memory space
- Segment-page scheme

Paging (分页)


PPTs from others\SCU_Zhaohui\OS\Chapter07.ppt

- The fundament of paging is <u>Fixed Partitioning</u> but with h smaller size!
 - It "partition/cut" the logical space of a process into <u>page</u>s[页]
 - It "partition/cut" the physical space of MM into <u>frame</u>s
 - Be default, the sizes of page and frame are same
 - In 32 bit Windows, 4KB
- It seems that the mapping from the process space to M M is easy now
 - If there is available frame, we can assign a page to that frame
 - Since a page corresponds to a set of instructions, that proces s could run when executing those instructions
- Yes, that is in fact the basic functions of paging scheme!

Needed data structures

- To carry out the paging scheme
 - Besides the pages of a process, OS should kno w the mapping relationship between pages of t hat process and frames of the MM
- That is Page table [页表]

Page	Frame



Part IX Memory Phanagementhers\From Ariel J. Frank\9557-3_rea.ppt memory

Virtual Memory: Large as you wish!

Example:

- Just 16 bits are needed to address a physical me mory of 64KB.
- Let's use a page size of 1KB so that 10 bits are needed for offsets within a page.
- For the page number part of a logical address w e may use a number of bits larger than 6, say 22 (a modest value!!), "pretending" a 32-bit add ress.
 - Now we have 2²² (=4M) pages, each of which is 1KB, s o the VM of a process seems 4GB ($\gg 2^{22*}2^{10}=2^{32}=4$ GB)
 - This explains why the max size of files in Win32 is 40 Part X Virtual Memory management


Logical address now

- Logical address now is divided int o two parts:
 - Page number (p) used as an index i
 nto a page table which contains the b
 ase address of each page in physical
 memory.
 - Page offset/displacement (d) combined with base address to define the physical memory address that is sent to the memory unit.

page number	page offset
p	d
<i>m</i> – <i>n</i>	n


Logical address = Page# = 1, Offset = 478

0000010111011110



Address Translation now

 Address translation at run-time is then easy to implement in hardware:



page table


Sharing


- What can be shared
 - Reentrant code (pure code)
 - If the code is reentrant, then it never change s during execution. ®Two or more processes can execute the same code at the same time

•

- Read-only data
- What can not be shared
 - Each process has its own copy of registers and data storage to hold the data for the process' s execution.
- The OS should provides facility to enforce some n ecessary property for sharings from others\OS PPT in English\ch09

Shared Pages Example





ank\0S38**1**\ps7-

Paging: The OS Concern

- What should the OS do?
 - -Which frames are a Similar as those discussed in
 - Which frames are
 - –How to allocate fra rrived process?
 - Placement algorithm (放置算法)
 - Replacement algorithms (替换算法)

PPTs from others\OS PPT in English\ch09.p

Variable

partition part!

A computer's main memory is byte addressing, lo gical addresses and physical addresses are 32-bit, page table entry size is 4 bytes. Please answer the following questions. If use a paging management, and the logical address structure is:

Page Number (20 bits) offset (12 bits)

- 1. The size of the page is how many number of by tes?
- 2. And calculate the maximum number of bytes o ccupied by the page table? [2 pts]

In a paging memory management system, the ere is a page table as following:

Page No	0	1	2	3	4
Frame	2	1	6	3	7

If the page size is 4KB, then paging address hardware will convert logical address 0 into physical address ().

A.8192 B.4096 C.2048 D.1024

Virt ual Me mor y

Paging

- Basic paging
- Paging-based VM
 - How to support the transparency of using space larger than the physical memory space
- Page replacement algorithms
- Segmenting
 - Basic segmenting
 - Segmentation-based VM
 - How to support the transparency of using space larger than the physical memory space
- Segment-page scheme

Of course, we need some support for Virtual Memory

 Memory management hardware must support paging and/or segmentation [Discussed in former part].

- OS must be able to manage [

 Concern of this part]
 - the movement of pages and/or segments between external memory and main memory,
 - including placement and replacement of pages/seg ments.

PPTs from others\From Ariel J. Frank\OS381\os8-1_vir.ppt


Now, the execution of a process looks like ...

- 1. The OS brings into main memory only a few piece s of the program (including its starting point).
- 2. An interrupt (memory fault) is generated when the memory reference is on a piece that is not present in main memory **is needed**.
 - a. OS places the process in a
 - b. OS issues a disk I/O Read mory the piece reference
 - c. Another process is dispatakes place.

Called
Demand
Paging!

3. An interrupt is issued when disk I/O completes; this s causes the OS to place the affected process back in the Ready state, Virtual Memory imanagement PPTs from others\From Ariel J. Frank\OS381\os8-20

If one page is not in MM yet (Page Fault)



Steps in handling a Page Fault

- If there is ever a reference to a page not in memory, first reference will cause page fau lt.
- 2. Page fault is handled by the appropriate O S service routines.
- 3. Locate needed page on disk (in file or in back ing store).
- 4. Swap page into free frame (assume availab le).
- 5. Reset page tables valid-invalid bit = 1.
- 6. Restart instruction. Memory management

What happens if there is no free frame?

- Page replacement find some page in me mory, but not really in use, swap it out.
- Need <u>page replacement algorithm</u>.
- Performance want an algorithm which wi ll result in minimum number of page faults.
- Same page may be brought into memory s everal times.

Effective Access Time (EAT)

- EAT = (1 p) x memory access
 + p (page fault overhead
 - + swap page out
 - + swap page in
 - + restart overhead)

- "p" means <u>Page Fault Rate</u>
 - $-0 \le p \le 1.0$
 - if p = 0, no page faults
 - if p = 1, every reference is a fault

- Demand Paging Example
 - Memory access time = 200 nanoseconds [纳秒]
 - Average page-fault service time = 8 milliseconds[毫秒]
 - EAT = $(1 p) \times 200 + p$ (8 milliseconds) = $(1 - p) \times 200 + p \times 8,000,000$ = $200 + p \times 7,999,800$
 - If one access out of 1,000 causes a page fault, thenEAT = 200+0.001*7999800= 8199.8 nanoseconds
 - = 8.2 microseconds [微秒].


1 millisec = 1,000 microsec = 1,000,000 nanosec

How to improve this kind of **slowdown**?

- The solution could be derived from the EAT equation - Improve the access speed, and decrease the page fault
- Two strategies
 - Keeping page table in a higher access speed m edia
 - Cache (high speed but quite expensive), and the TL
 B (translation looka) butter Course,
 - Prefetching the possi
 - When page 3 cause ge 2,4,and 5 into MP

decision is needed – namely the algorithm

a Translation Look-aside Buffer (TLB)




PPTs from others\From Ariel J. Frank\OS381\os8Part X Virtual Memory from agencial OS5e after William 27

Figure 8.7 Use of a Translation Lookaside Buffer

Now the EAT with TLB

- Parameters
 - TLB Lookup = 20 nanoseconds
 - Hit ratio (percentage of times that a particular pa ge is found in the TLB) = 80%
 - Memory access time = 200 nanoseconds
 - Average page-fault service time = 8 milliseconds
 - If one access for Page table out of 1,000 causes a page fault
- EAT = (20)*0.8 + [200+(8000000-200)*0.001]*0. 2
 - = 16+8199.8*0.2
 - = $1655.96 \approx 1.6$ microseconds

Contemporary Memory Hierarchy & Dynamic Loading



access

Faster

Virt ual Me mor

Paging

- Basic paging
- Paging-based VM
 - How to support the transparency of using space larger than the physical memory space
- Page replacement algorithms
- Segmenting
 - Basic segmenting
 - Segmentation-based VM
 - How to support the transparency of using space larger than the physical memory space
- Segment-page scheme

Example

- A process makes references to 4 pages:
 A, B, E, and R
 - Reference stream: BEERBAREBEAR
- Physical memory size: 3 pages



The FIFO Policy

- Treats page frames allocated to a proce ss as a circular buffer:
 - When the buffer is full, the oldest page is r eplaced. Hence first-in, first-out:
 - A frequently used page is often the oldest, so i t will be repeatedly paged out by FIFO.
 - -Simple to implement:
 - requires only a pointer that circles through the e page frames of the process.

PPTs from others\From Ariel J. Frank\OS381\os8-3_vir.ppt

ļ

Memory page	В	E	E	R	В	Α	R	E	В	E	Α	R
1	В											
2												
3												

ļ

Memory page	В	Ε	E	R	В	Α	R	Ε	В	E	Α	R
1	В											
2		Е										
3												

Ţ

Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В											
2		Е	*									
3												

 Memory page
 B
 E
 E
 R
 B
 A
 R
 E
 B
 E
 A
 R

 2
 E
 *
 A
 R
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 <

 Memory page
 B
 E
 E
 R
 B
 A
 R
 E
 B
 E
 A
 R

 1
 B
 E
 *
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 <

						↓						
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*							
2		Е	*									
3				R								

						↓						
Memory page	В	Е	Е	R	В	Α	R	Е	В	E	Α	R
1	В				*	Α						
2		Е	*									
3				R								

							<u> </u>					
Memory page	В	Е	Е	R	В	Α	R	Е	В	Ш	Α	R
1	В				*	A						
2		Е	*									
3				R			*					

								<u> </u>				
Memory page	В	E	E	R	В	Α	R	Ш	В	Ш	Α	R
1	В				*	Α						
2		Е	*					*				
3				R			*					

									<u> </u>			
Memory page	В	Е	E	R	В	Α	R	Е	В	Е	Α	R
1	В				*	Α						
2		Е	*					*				
3				R			*					

									<u> </u>			
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*	Α						
2		Е	*					*	В			
3				R			*					

										<u> </u>		
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*	Α						
2		Е	*					*	В			
3				R			*					

										<u> </u>		
Memory page	В	Е	Е	R	В	Α	R	E	В	Е	А	R
1	В				*	Α						
2		Е	*					*	В			
3				R			*			Е		

											1	
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*	A					*	
2		Е	*					*	В			
3				R			*			E		

Memory page	В	E	E	R	В	A	R	E	В	Е	Α	R
1	В				*	Α					*	
2		Е	*					*	В			
3				R			*			E		

												<u> </u>
Memory page	В	E	E	R	В	Α	R	E	В	Е	Α	R
1	В				*	Α					*	R
2		Е	*					*	В			
3				R			*			E		

7 page faults

Memory page	В	Е	Е	R	В	Α	R	E	В	E	Α	R
1	В				*	Α					*	R
2		Е	*					*	В			
3				R			*			E		

4 compulsory cache misses

Memory page	В	E	E	R	В	Α	R	E	В	Е	Α	R
1	B				*	A					*	R
2		E	*					*	В			
3				R			*			Е		

Optimal Page Replacement

 The Optimal policy selects for replacement the page that will not be used for longest period of time.

• Impossible to implement (need to know the future) but serves as a standard to compare with the other algorithms we shall study.

PPTs from others\From Ariel J. Frank\OS381\os8-3_vir.ppt

Optimal (MIN)

 Memory page
 B
 E
 E
 R
 B
 A
 R
 E
 B
 E
 A
 R

 1
 B
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 <

Optimal (MIN)

 Memory page
 B
 E
 E
 R
 B
 A
 R
 E
 B
 E
 A
 R

 2
 E
 *
 A
 R
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 <

Optimal (MIN)

						↓						
Memory page	В	Е	E	R	В	Α	R	Е	В	Е	Α	R
1	В				*							
2		Е	*									
3				R								

						<u> </u>						
Memory page	В	E	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*	A						
2		Е	*									
3				R								

							<u> </u>					
Memory page	В	Е	E	R	В	Α	R	Е	В	Е	Α	R
1	В				*	Α						
2		Е	*									
3				R			*					

								1				
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*	Α						
2		Е	*					*				
3				R			*					

									<u> </u>			
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*	Α						
2		Е	*					*				
3				R			*					

									<u> </u>			
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*	A						
2		Е	*					*				
3				R			*		В			

										<u> </u>		
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*	Α						
2		Е	*					*		*		
3				R			*		В			

											1	
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*	Α					*	
2		Е	*					*		*		
3				R			*		В			

												· · · · · ·
Memory page	В	E	E	R	В	Α	R	Е	В	Ε	Α	R
1	В				*	Α					*	R
2		Е	*					*		*		
3				R			*		В			

6 page faults

Memory page	В	Е	Е	R	В	Α	R	E	В	E	Α	R
1	В				*	Α					*	R
2		Е	*					*		*		
3				R			*		В			

The LRU Policy

[least recently used: 最近最少使用算法]

- Replaces the page that has not been referenced for the longest time recently:
 - By the principle of locality, this should be the page least likely to be referenced in th e near future.
 - performs nearly as well as the optimal policy.

 Memory page
 B
 E
 E
 R
 B
 A
 R
 E
 B
 E
 A
 R

 1
 B
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 I
 <

 Memory page
 B
 E
 E
 R
 B
 A
 R
 E
 B
 E
 A
 R

 1
 B
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 <

						1						
Memory page	В	Е	Е	R	В	Α	R	Ш	В	Е	Α	R
1	В				*							
2		Е	*									
3				R								

						↓						
Memory page	В	Е	Е	R	В	Α	R	Е	В	E	Α	R
1	В				*							
2		Е	*			Α						
3				R								

							<u> </u>					
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*							
2		Е	*			Α						
3				R			*					

								<u> </u>				
Memory page	В	E	E	R	В	Α	R	Е	В	Ш	Α	R
1	В				*							
2		Е	*			Α						
3				R			*					

								<u> </u>				
Memory page	В	E	E	R	В	Α	R	Ш	В	Е	Α	R
1	В				*			Ш				
2		Е	*			A						
3				R			*					

									<u> </u>			
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*			E				
2		Е	*			Α						
3				R			*					

									<u> </u>			
Memory page	В	Е	E	R	В	Α	R	E	В	Е	Α	R
1	В				*			E				
2		Е	*			Α			В			
3				R			*					

										<u> </u>		
Memory page	В	E	E	R	В	Α	R	Ш	В	Е	Α	R
1	В				*			Ш		*		
2		Е	*			Α			В			
3				R			*					

											1	
Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
1	В				*			Е		*		
2		Е	*			Α			В			
3				R			*					

											1	
Memory page	В	E	E	R	В	Α	R	Е	В	Ш	Α	R
1	В				*			Е		*		
2		Е	*			Α			В			
3				R			*				Α	

Memory page	В	E	E	R	В	Α	R	Е	В	Ε	Α	R
1	В				*			Е		*		
2		Е	*			Α			В			
3				R			*				Α	

				:				:		:	:	
Memory page	В	E	E	R	В	Α	R	E	В	E	Α	R
1	В				*			Е		*		
2		Е	*			Α			В			R
3				R			*				A	

• 8 page faults

Memory page	В	Е	E	R	В	Α	R	E	В	Е	Α	R
1	В				*			Е		*		
2		Е	*			Α			В			R
3				R			*				A	

The Clock (Second Chance) Policy

- Replaces an old page, but not the oldest page
- Arranges physical pages in a circle
 - With a clock hand
- Each page has a used bit
 - Set to 1 on reference
 - On page fault, sweep the clock hand
 - If the used bit == 1, set it to 0 and advance the hand
 - If the used bit == 0, pick the page for replacement

PPTs from others\From Ariel J. Frank\OS381\os8-3_vir.ppt

The Clock (Second Chance) Policy

- The set of frames candidate for replacement is considered as a circular buffer.
- When a page is replaced, a pointer is set to point to the next frame in buffer.
- A reference bit for each frame is set to 1 whenever:
 - a page is first loaded into the frame.
 - the corresponding page is referenced.
- When it is time to replace a page, the first frame encountered with the reference bit set to 0 is replaced:
 - During the search for replacement, each reference bit set to 1 is changed to 0.

PPTs from others\From Ariel J. Frank\OS381\os8-3_vir.ppt

	ļ											
Memory page	В	E	Ε	R	В	Α	R	E	В	E	Α	R
page												
1	B*											
2												
3												

		<u> </u>										
Memory page	В	Е	E	R	В	Α	R	Е	В	E	Α	R
1	B*											
2		E*										
3												

			<u> </u>									
Memory page	В	Ш	E	R	В	Α	R	Е	В	Е	Α	R
1	B*											
2		E*	E*									
3												

					Ţ								
	Memory page	В	Е	Е	R	В	Α	R	Е	В	Е	Α	R
→	1	B*											
	2		E*	E*									
	3				R*								

						↓							
	Memory page	В	Ш	Ш	R	В	A	R	Е	В	Е	Α	R
+	1	B*				B*							
	2		E*	E*									
	3				R*								

Since the Heeise awe heeld ar replanate thance the

	Memory page	В	Ш	Ш	R	В	Α	R	Ш	В	E	Α	R
•	1	B*				B*							
	2		E*	E *									
Î	3				R*								

Since there is a "*", clear "*" and advance the

Memory page	В	E	Е	R	В	Α	R	E	В	E	Α	R
1	B*				B*	В						
2		E*	E*			Е						
3				R*								

Since there is a "*", clear "*" and advance the

	Memory page	В	E	Е	R	В	A	R	E	В	E	Α	R
•	1	B*				B*	В						
	2		E*	E*			Е						
	3				R*		R						

Now, we can assign A to this position

_													
	Memory page	В	Ш	Ш	R	В	A	R	Ш	В	Ш	Α	R
	1	B*				B*	A *						
	2		E*	E*			Е						
	3				R*		R						

_								↓					
	Memory page	В	Ш	Ш	R	В	A	R	Ш	В	E	А	R
	1	B*				B*	A *						
	2		E*	E*			Е						
	3				R*		R	R*					

								↓				
Memory page	В	Ш	Ш	R	В	Α	R	Ш	В	Е	Α	R
1	B*				B*	A *						
2		E*	E*			Е		E*				
3				R*		R	R*					

A page fault again, clear "*" and advance the hand

		L	
- 1		7	
	٧		

Memory page	В	E	E	R	В	Α	R	E	В	E	Α	R
1	B*				B*	A*						
2		E*	E*			Е		E*	Е			
3				R*		R	R*					

Clear "*" and advance the hand

Memory page	В	E	E	R	В	Α	R	E	В	Е	Α	R
1	B*				B*	A*						
2		E*	E*			Е		E*	Ш			
3				R*		R	R*		R			

Clear "*" and advance the hand


Memory B E E R B A R E B E A R

Memory page	В	E	E	R	В	Α	R	Е	В	Е	Α	R
1	B*				B*	A*			A			
2		E*	E*			Е		E*	Ш			
3				R*		R	R*		R			

Now put B here, because there is no "*" here

Memory page	В	E	E	R	В	Α	R	E	В	E	Α	R
1	B*				B*	A*			A			
2		E*	E*			Е		E*	B*			
3				R*		R	R*		R			

										+		
Memory page	В	Ш	E	R	В	A	R	Е	В	Ш	Α	R
1	B*				B*	A *			A			
2		E*	E*			Е		E*	B*			
3				R*		R	R*		R	E*		



A page fault again, clear "*" and advance the hand

Memory page	В	Ш	Ш	R	В	Α	R	Е	В	Ш	Α	R
1	B*				B*	A *			Α		A *	A
2		E*	E*			Е		E*	B*			
3				R*		R	R*		R	E*		

Clear "*" and advance the hand

Memory page	В	E	Е	R	В	Α	R	Е	В	E	А	R
1	B*				B*	A *			A		A *	A
2		E*	E*			Е		E*	B*			В
3				R*		R	R*		R	E*		

Clear "*" and advance the hand

Memory page	В	Е	E	R	В	A	R	E	В	Е	Α	R
1	B*				B*	A*			Α		A *	Α
2		E*	E*			Е		E*	B*			В
3				R*		R	R*		R	E*		Е

Now put R here!



Memory page	В	E	Е	R	В	Α	R	E	В	Е	Α	R
1	B*				B*	A *			A		A *	R*
2		E*	E*			Е		E*	B*			В
3				R*		R	R*		R	E*		Е

Does adding RAM always reduce miss

- Yes for LRU and MIN
 - Memory content of X pages X + 1 pages

No for FIFO

- Due to modulo math
- Belady's anomaly: getting more page
 e faults by increasing the memory size

Belady's Anomaly

• 9 page faults

Memory page	Α	В	С	D	Α	В	Е	Α	В	С	D	Е
1	Α			D			Е					*
2		В			Α			*		С		
3			С			В			*		D	

Belady's Anomaly

• 10 page faults

Memory page	Α	В	С	D	Α	В	Е	Α	В	С	D	Е
1	Α				*		Е				D	
2		В				*		A				Е
3			С						В			
4				D						С		

Possibility of **Thrashing**

- If a process does not have "enough" pages, the page-fault rate is very high. This leads to:
 - low CPU utilization.
 - operating system thinks that it needs to increase the degree of multiprogramming.
 - another process added to the system.
 - This just increases the load on physical memory.

 Thrashing = a process is busy swapping page s in and out.

PPTs from others\From Ariel J. Frank\OS381\os8-2_vir.ppt

You can try those algorithms by yourself

Assume:

- -3 frames
- Reference string: 7,0,1,2,0,3,0,4,2,3,0,3,2,1,2,0, 1,7,0,1
- Each of the numbers refers to a page number

Your task now

- FIFO
- LRU
- Clock

Virt ual Me mor y

- Paging
 - Basic paging
 - Paging-based VM
 - How to support the transparency of using space larger than the physical memory space
 - Page replacement algorithms
- Segmenting
 - Basic segmenting
 - Segmentation-based VM
 - How to support the transparency of using space larger than the physical memory space
- Segment-page scheme

Motivation of Segmenting

Paging


- Mapping to allow differentiation between logical me mory and physical memory.
- Separation of the user's view of memory and the actual physical memory.
- Chopping a process into equally-sized pieces.
 - Paging division is arbitrary; no natural/logical boun daries for protection/sharing.
- P Any scheme for dividing a process into a collection of s emantic units?

(syntactic [语法的], semantic [语义的]) others\OS PPT in English\ch09.

Segmentation(分段)

- Segmentation could be seen as the extensi on of variable partitioning
 - Each program is subdivided into blocks of nonequal size called <u>segments</u>.
 - Cut your program according to semantic organizati on, such as following function, or class etc.
 - Allocate MM region whose size is just the size of the needed segment
 - When a process gets loaded into main memory, its d ifferent segments can be located anywhere.

Example of Segmentation



a segment number(段号) and an

6700 segment 1 120 120 physical memory S381\os7-

Dynamics of Simple Segmentation

- There is external fragmentation; it is reduced when using small segments.
 - Each segment is fully packed with instructions/data;
 no internal fragmentation.
- In contrast with paging, segmentation is visible t o the programmer:
 - provided as a convenience to organize logically progr ams (example: data in one segment, code in another segment).
 - must be aware of segment size limit.
- The OS maintains a segment table for each process. Each entry contains:
 - the starting physical addresses of that segment.
 - the length of that segment (for protection).


Virt ual Me mor

- Paging
 - Basic paging
 - Paging-based VM
 - How to support the transparency of using spa ce larger than the physical memory space
- Segmenting
 - Basic segmenting
 - Segmentation-based VM
 - How to support the transparency of using space ce larger than the physical memory space
- Segment-page scheme

Logical address used in segment ation

- ationLogical address now is divided into two p arts:
 - (segment number, offset) = (s, d), the CPU ind exes (with s) the <u>segment table</u> to obtain the starting physical address **b** and the length l of that segment.
 - The physical address is obtained by adding d to b (in contrast with paging):
 - The hardware also compares the offset d wit h the length l of that segment to determine if the address is valid.

Address Translation in hybrid method



PPTs from others\OS5e after William Starlings\Ghethers\From Ariel J. Frank\OS381\os8-


124

Figure 8.13 Address Translation in a Segmentation/Paging System

Sharing in Segmentation Systems

- Segments are shared when entries in the se gment tables of 2 different processes point to the same physical locations.
- Example: the same code of a text editor can be shared by many users:
 - Only one copy is kept in main memory.
- But each user would still need to have its o wn private data segment.

Shared Segments Example



process P,


Virt ual Me mor y

- Paging
 - Basic paging
 - Supporting VM
- Segmenting
 - Basic segmenting
 - Supporting VM
- Segment-page scheme

Segmentation + Paging


- Paging or segmentation?
- In the old days,
 - Motorola 68000 used paging.
 - Intel 80x86 used segmentation.
- Now
 - both combines paging and segmentation
- The OS for I386
 - OS/2 from IBM
 - NT from MS

PPTs from others\OS PPT in English\ch09.p



Segmentation + Paging: <u>MULTI</u>

- The MULTICS system solved problems of ext ernal fragmentation and lengthy search times by paging the segments.
- Solution differs from pure segmentation in that the segment-table entry contains not the ebase address of the segment, but rather the ebase address of a page table for this segment.
- Example in the next slide.



Dealing with Large Page Tables


Structure of the Page Table

- Typically systems have large logical address space
- Page table could be excessively large
- □ Example:
 - 32-bit logical address space
 - The number of possible addresses in the logical address space is 2^{32}
 - Page size is 4 KB (4096 bytes or 2¹²)
 - Number of pages is 2²⁰ (20 bits for page number)
 - Page table may consist of up to 1 million entries

Structure of Page Table

- Several approaches
 - Multi-Level Page tables
 - Hashed Page Tables
 - Inverted Page Tables

Two-Level Page-Table Scheme



- Page table is also paged
- Need to be able to index the outer page table

Two-Level Paging Example

- A logical address (on 32-bit machine with 1K pa ge size) is divided into:
 - A page number consisting of 22 bits
 - A page offset consisting of 10 bits
- Since the page table is paged, the page number is further divided into:
 - A 12-bit page number
 - A 10-bit page offset


Two-Level Paging Example

Thus, a logical address is as follows:

page number		page offset
p ₁	p ₂	d
12	10	10

where p_1 is an index into the outer page ta ble, and p_2 is the displacement within the page of the outer page table

Address-Translation Scheme



- \square p₁ is used to index the outer page table
- \square p₂ is used to index the page table

Multi-level Paging

- □ What if you have a 64-bit architecture?
- Do you think hierarchical paging is a good id ea?
 - How many levels of paging are needed?
 - What is the relationship between paging and me mory accesses?
 - 64-bit means that even the outer page is large
 - The 64-bit UltraSPARC requires 7 levels of paging

Hashed Page Tables

- Common in address spaces larger than 32 b its
- The page number is hashed into a page table
 - This page table contains a chain of elements ha shing to the same location
- Virtual page numbers are compared in this chain searching for a match
 - If a match is found, the corresponding physical frame is extracted

Case studies

Case Study - Windows

- Virtual memory with demand page
- □ Can support 32 or 64 bit
- □ Has a pool of free frames
- Uses prepaging (called clustering)
- What happens if the amount of free memory falls below some threshold?
 - Each process has a minimum number of processes
 - Windows will take away pages that exceed that min imum
- Applies LRU Locally

Case Study - Window

- Each process is guaranteed to have a minim um number of frames
- Each process has a maximum number of fra mes
- □ If a page fault occurs for a process that h as the maximum number of frames a local r eplacement policy is used
- □ If a page fault occurs for a process that is below its working set maximum a free fram e is used.

Case Study - Linux

- Virtual memory with demand paging
- □ Can support 32 or 64 bit
- Replacement
 - Least recently used (LRU) policy
 - Different implementations for different syste
 ms

Case Study-Android, IoS

- PCs and Servers: Support some form of sw apping
- Mobile devices -- Rely a lot on flash memor y for persistent storage
 - It's fast
 - Flash memory can tolerate a limited number of writes before it becomes unreliable
- Support
 - Typically no swapping
 - Paged systems

Case Study-Android

- No swap space for memory
- Does have
 - Paging
 - Map pages to physical pages
- Implications
 - Modified data (e.g., stack is not removed)
 - Read-only data (e.g., code) can be removed from the system and reloaded from flash memory

Case Study -- Android

Sharing Memory

zygote [ˈzaigəut]n. 合子,受精卵

- Each app is forked from an existing process call ed Zygote
 - Zygote loads framework code
 - RAM pages allocated for framework code is shared by application processes
- Static data (e.g., code) is often mapped to speci fic pages
- Some dynamic memory is explicitly shared by A ndroid and applications
 - Example: Window surfaces use shared memory betwe en the app and screen compositor

Case Study - Android

- Switching applications
 - Android keeps processes that are not hosting a foreground ("user visible") app component in a l east-recently used (LRU) cache.
 - The system keeps the process cached, so if the user later returns to the app, the process is reused for faster app switching.
 - As the system runs low on memory, it may kill p rocesses in the LRU cache beginning with the pr ocess least recently used

Case Study-Android

□ Implications

 Developers must carefully allocate and release memory to ensure that their applications do not use too much memory or suffer from memory le aks