











ISO7240CF, ISO7240C, ISO7240M ISO7241C, ISO7241M, ISO7242C, ISO7242M

SLLS868T - SEPTEMBER 2007 - REVISED APRIL 2017

ISO724x High-Speed, Quad-Channel Digital Isolators

1 Features

- 25 and 150-Mbps Signaling Rate Options
 - Low Channel-to-Channel Output Skew;
 1 ns Maximum
 - Low Pulse-Width Distortion (PWD);2 ns Maximum
 - Low Jitter Content; 1 ns Typ at 150 Mbps
- Selectable Default Output (ISO7240CF)
- > 25-Year Life at Rated Working Voltage
 (see High-Voltage Lifetime of the ISO72x Family
 of Digital Isolators and Isolation Capacitor Lifetime
 Projection)
- 4-kV ESD Protection
- Operates With 3.3-V or 5-V Supplies
- High Electromagnetic Immunity (see ISO72x Digital Isolator Magnetic-Field Immunity)
- -40°C to +125°C Operating Temperature Range
- Safety-Related Certifications:
 - VDE 4000 V_{PK} Basic Insulation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
 - 2.5 kV_{RMS} Insulation for 1 minute per UL 1577
 - CSA Component Acceptance Notice #5A and IEC 60950-1 End Equipment Standard

2 Applications

- Industrial Fieldbus
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

3 Description

The ISO7240x, ISO7241x, and ISO7242x devices are quad-channel digital isolators with multiple channel configurations and output-enable functions. These devices have logic-input and logic-output buffers separated by Texas Instrument's silicon-dioxide (SiO₂) isolation barrier. Used in conjunction with isolated power supplies, these devices help block high voltage, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.


The ISO7240x family of devices has all four channels in the same direction. The ISO7241x family of devices has three channels in the same direction and one channel in the opposition direction. The ISO7242x family of devices has two channels in each direction.

Device Information⁽¹⁾

-	ovice iiii eiiiiai	
PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7240CF		
ISO7240C		
ISO7240M		
ISO7241C	SOIC (16)	10.30 mm × 7.50 mm
ISO7241M		
ISO7242C		
ISO7242M		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



V_{CCI} and GNDI are supply and ground connections respectively for the input channels.

V_{CCO} and GNDO are supply and ground connections respectively for the output channels.



Table of Contents

1	Features 1		7.18 Switching Characteristics: V _{CC1} at 5-V, V _{CC2} at 3	.3-
2	Applications 1		V Operation	
3	Description 1		7.19 Switching Characteristics: V _{CC1} at 3.3-V and V _{CC} at 5-V Operation	
4	Revision History		7.20 Switching Characteristics: V _{CC1} and V _{CC2} at 3.3-	V
5	Description (Continued)7		Operation	
6	Pin Configurations and Functions 8		7.21 Insulation Characteristics Curves	
7	Specifications9		7.22 Typical Characteristics	
	7.1 Absolute Maximum Ratings 9	8	Parameter Measurement Information	21
	7.2 ESD Ratings9	9	Detailed Description	24
	7.3 Recommended Operating Conditions9		9.1 Overview	. 24
	7.4 Thermal Information10		9.2 Functional Block Diagram	. 24
	7.5 Power Ratings 10		9.3 Feature Description	. 25
	7.6 Insulation Specifications 11		9.4 Device Functional Modes	. 25
	7.7 Safety-Related Certifications 11	10	Application and Implementation	27
	7.8 Safety Limiting Values 12		10.1 Application Information	
	7.9 Electrical Characteristics: V _{CC1} and V _{CC2} at 5-V		10.2 Typical Application	. 27
	Operation 12	11	Power Supply Recommendations	32
	7.10 Supply Current Characteristics: V _{CC1} and V _{CC2} at 5-	12	Layout	
	V Operation		12.1 Layout Guidelines	. 32
	Operation		12.2 Layout Example	. 32
	7.12 Supply Current Characteristics: V _{CC1} at 5-V, V _{CC2} at	13	Device and Documentation Support	33
	3.3-V Operation		13.1 Documentation Support	. 33
	7.13 Electrical Characteristics: V _{CC1} at 3.3-V, V _{CC2} at 5-V		13.2 Related Links	. 33
	Operation 14		13.3 Receiving Notification of Documentation Updates	33
	7.14 Supply Current Characteristics: V _{CC1} at 3.3-V, V _{CC2} at 5-V Operation		13.4 Community Resources	. 33
	7.15 Electrical Characteristics: V _{CC1} and V _{CC2} at 3.3 V		13.5 Trademarks	. 33
	Operation		13.6 Electrostatic Discharge Caution	
	7.16 Supply Current Characteristics: V _{CC1} and V _{CC2} at		13.7 Glossary	. 34
	3.3 V Operation	14	Mechanical, Packaging, and Orderable	
	7.17 Switching Characteristics: V _{CC1} and V _{CC2} at 5-V		Information	34
	Operation			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision S (April 2016) to Revision T
•	Added isolation resistance for 100°C ≤ T _A ≤ 125°C in the <i>Insulation Specifications</i> table
•	Deleted the maximum transient overvoltage from VDE in the Safety-Related Certifications table
•	Added the Receiving Notification of Documentation Updates and the Community Resources section
CI	nanges from Revision R (September 2015) to Revision S
•	Changed the HBM value from ±4 V to ±4000 V and the CDM value from ±1 V to ±1000 V in the ESD Ratings table 9
•	Moved the device power dissipation parameter from the <i>Thermal Information</i> table to the <i>Power Dissipation</i> Characteristics table
CI	nanges from Revision Q (January 2015) to Revision R
•	Changed <i>Features</i> From: "Basic Isolation per DIN EN 60747-5-5 (VDE 0884-5) & DIN EN 61010-1" To:"Basic Insulation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12"
•	Changed V _{CC1} To V _{CC1} , V _{CC2} To V _{CC0} , GND1 To GNDI, and GND2 To GNDO, and added Notes 1 and 2 to the





	Simplified Schematic	1
•	Changed the CTI Test Conditions From: IEC 60112/VDE 0303 Part 1 To: DIN EN 60112 (VDE 0303-11); IEC 60112 in the Package Characteristics table	
•	Changed section title From: DIN EN 60747-5-5 Insulation Characteristics To: DIN V VDE V 0884-10 (VDE V 0884-10):2006-1 Insulation Characteristics(11
•	Deleted C ₁ - Input capacitance to ground from the <i>Package Characteristics</i> table	11
•	Changed R _S Test Conditions From: V_{IO} = 500 V at T _S To: V_{IO} = 500 V at T _S = 150°C in the <i>DIN V VDE V 0884-10</i> (<i>VDE V 0884-10</i>):2006-1 Insulation Characteristics table	11
•	Changed "DIN EN 60747-5-5 & DIN EN 61010-1" To: DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1): 2011-07 in the <i>Regulatory Information</i> table	
•	Changed title From: IEC Safety Limiting Values To: Safety Limiting Values	12
•	Changed V_{OH} MIN values From: V_{CC} - 0.8 To: V_{CCO} - 0.8 and V_{CC} - 0.1 To: V_{CCO} - 0.1 in the <i>Electrical Characteristics:</i> V_{CC1} and V_{CC2} at 5-V Operation	12
•	Changed V_{OH} Test Condition ISO7240 To: 3.3-V side and the MIN value From: V_{CC} - 0.4 To V_{CCO} -0.4 in the Electrical Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation	13
•	Changed V_{OH} Test Condition ISO724x (5-V side) To: 5-V side and the MIN value From: V_{CC} - 0.8 To: V_{CCO} - 0.8 in the <i>Electrical Characteristics:</i> V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation	13
•	Changed V_{OH} , Test Condition I_{OH} = -20 μ A MIN value From: V_{CC} - 0.1 To V_{CCO} - 0.1 in the <i>lectrical Characteristics: VCC1 at 5-V, VCC2 at 3.3-V Operation</i>	13
•	Changed V_{OH} Test Condition ISO7240 To: 3.3-V side and the MIN value From: V_{CC} - 0.4 To V_{CCO} -0.4 in the Electrical Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation	14
•	Changed V_{OH} Test Condition ISO724x (5-V side) To: 5-V side and the MIN value From: V_{CC} - 0.8 To: V_{CCO} - 0.8 in the <i>Electrical Characteristics:</i> V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation	14
•	Changed V_{OH} , Test Condition I_{OH} = -20 μ A MIN value From: V_{CC} - 0.1 To V_{CCO} - 0.1 in the <i>Electrical Characteristics:</i> V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation	
•	Changed V_{OH} MIN values From: V_{CC} - 0.4 To: V_{CCO} - 0.4 and V_{CC} - 0.1 To: V_{CCO} - 0.1 in the <i>Electrical Characteristics:</i> V_{CC1} and V_{CC2} at 3.3 V Operation	15
•	Changed Figure 2 title From: Thermal Derating Curve per DIN EN 60747-5-5 To: Thermal Derating Curve per VDE.	18
<u>•</u>	Changed V _{CC1} To: V _{CCI} and V _{CC2} To: V _{CCO} in Common-Mode Transient Immunity Test Circuit and Voltage Waveform	ı <mark>23</mark>
Cł	nanges from Revision P (August 2014) to Revision Q	Page
•	Changed the V _I MAX value in the <i>Absolute Maximum Ratings</i> table From: 6 V To: V _{CC} + 0.5 V	9
•	Added Note 3 to the Absolute Maximum Ratings table	9
•	Moved T _{STG} - Storage From the ESD Ratings table to the Absolute Maximum Ratings table	9
•	Changed the Handling Rating table to the ESD Ratings table.	9
•	Added one row to the ISO7240CF Functions Table table. Values: X, PD, X, X, X, Undetermined	25
•	Added one row to the Device Function Table ISO724x table. Values: X, PD, X, X, Undetermined	25
•	Changed the <i>Device I/O Schematics</i> labels From: "ISO7240CF Input" To: "ISO7240CF Input, Disable" and From: "Enable" To: "Enable, Control"	26
Cł	nanges from Revision O (November 2012) to Revision P	Page
•	Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device	
	Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•		




Ch	langes from Revision N (January 2012) to Revision O	Page
•	Added the Safety Limiting Values section	12
Ch	nanges from Revision M (January 2011) to Revision N	Page
•	Changed Feature From: Operates 3.3-V or 5-V Supplies To: Operates With 2.8-V (ISO7241C), 3.3-V or 5-V Supplie	es 1
	Added device options to V _{CC} in the RECOMMENDED OPERATING CONDITIONS table	
	Changed Table Note (1)	
•	Changed the CTI MIN value From: ≥175 V To:≥400 V	
•	Changed the Regulatory Information table	
•	Changed Table Note (1)	
•	Changed I _{CC1} and I _{CC2} test conditions in the V _{CC1} and V _{CC2} at 5-V <i>Electrical Characteristics:</i> V _{CC1} and V _{CC2} at 5-V <i>Operation</i> table	
•	Changed Table Note (1)	
•	Changed I _{CC1} and I _{CC2} test conditions in the V _{CC1} at 5-V, V _{CC2} at 3.3-V <i>Electrical Characteristics:</i> V _{CC1} at 5-V, V _{CC2} at 3.3-V <i>Operation</i> table	at
•	Changed Table Note (1)	14
•	Changed I _{CC1} and I _{CC2} test conditions in the V _{CC1} at 3.3-V, V _{CC2} at 5-V <i>Electrical Characteristics:</i> V _{CC1} at 3.3-V, V _{CC2} at 5-V <i>Operation</i> table	
•	Changed Table Note (1)	15
•	Added ELECTRICAL and Switching CHARACTERISTICS tables for V _{CC1} and V _{CC2} at 2.8V (ISO722xC-only)	15
•	Changed I _{CC1} and I _{CC2} test conditions in the V _{CC1} and V _{CC2} at 3.3 V table	15
•	Changed V _{CC} Undervoltage Threshold vs Free-Air Temperature From V _{CC1} Failsafe Threshold To: V _{CC} Undervoltage Threshold	
Ch	nanges from Revision L (January 2010) to Revision M	Page
•	Changed the CSA File Number From: 1698195 To: 220991	11
<u> </u>	Changed Switching Characteristic Test Circuit and Voltage Waveforms, Failsafe Delay Time Test Circuit and Voltage Waveforms, and Wake Time From Input Disable Test Circuit and Voltage Waveforms	21
Ch	nanges from Revision K (Decemberl 2009) to Revision L	Page
	Added CTI - Tracking resistance (comparative tracking index to the <i>Package Characteristics</i> table	11
•	Added the IEC 60664-1 RATINGS TABLE	
•	Added the IEC 60747-5-2 INSULATION CHARACTERISTIC table	
Ch	nanges from Revision J (April 2009) to Revision K	Page
-		
•	Changed the Input circuit in the DEVICE I/O SCHEMATICS illustration	
•	Added Note 1 to LI01), and changed the MIN value From: 8.34 To 8 mm in the Package Characteristics table	
<u>.</u>	Added Note 1 to LI02), and changed the MIN value From: 8.1 To 8 mm in the Package Characteristics table	11
Ch	anges from Revision I (December 2008) to Revision J	Page
•	Changed I _{CC1} for Quiescent and 1Mbps From: 10mA To: 11mA	12
•	Changed I _{CC1} for Quiescent and 1Mbps From: 10mA To: 11mA	





Cr	nanges from Revision G (July 2008) to Revision H	Page
•	Added Device number ISO7240CF	1
•	Added Features Bullet: Selectable Failsafe Output (ISO7240CF)	1
•	Changed description paragraph 4 text.	<mark>7</mark>
•	Changed V _I in the <i>Absolute Maximum Ratings</i> table From: Voltage at IN, OUT, EN To: Voltage at IN, OUT, EN, DISABLE, CTRL	9
•	Added t _{wake} , Wake time from input disable	16
•	Added t _{wake} , Wake time from input disable	16
•	Added t _{wake} , Wake time from input disable	17
<u>•</u>	Added t _{wake} , Wake time from input disable	17
Ch	nanges from Revision F (May 2008) to Revision G	Page
•	Changed the <i>Package Characteristics</i> table, line , L _(IO1) MIN value from 7.7mm to 8.34mm	11
Cr	nanges from Revision E (May 2008) to Revision F	Page
•	Deleted ISO724xA devices. See SLLS905 for the ISO7240A, ISO7241A, and ISO7242A	1
•	Changed Title From: QUAD DIGITAL ISOLATORS To: HIGH SPEED QUAD DIGITAL ISOLATORS	
•	Changed Feature Low Jitter Content - From: 1, 25, and 150-Mbps Signaling Rate Options To: 25, and 150-Mbps Signaling Rate Options	
•	Added t _{sk(pp)} footnote	16
•	Added t _{sk(o)} footnote	16
•	Added t _{sk(pp)} footnote	17
<u>•</u>	Added t _{sk(o)} footnote	17
Cr	nanges from Revision D (April 2008) to Revision E	Page
•	Added Table Note (1): For the 5-V operation, V _{CC1} or V _{CC2} is specified from 4.5 V to 5.5 V.	9
•	Added Table Note (1): For the 5-V operation, V _{CC1} or V _{CC2} is specified from 4.5 V to 5.5 V	13
•	Added Table Note (1): For the 5-V operation, V _{CC1} or V _{CC2} is specified from 4.5 V to 5.5 V	14
<u>•</u>	Added Table Note (1): For the 5-V operation, V _{CC1} or V _{CC2} is specified from 4.5 V to 5.5 V	15
Cr	nanges from Revision C (April 2008) to Revision D	Page
•	Added t _{sk(pp)} Part-to-part skew	16
•	Added t _{sk(pp)} Part-to-part skew	16
•	Added t _{sk(pp)} Part-to-part skew	17
•	Added t _{sk(pp)} Part-to-part skew	17
<u>•</u>	Changed Typical ISO724x Application Circuit, Isolated Data Acquisition System for Process Control	27
Ch	nanges from Revision B (August 2008) to Revision C	Page
•	Deleted Min = 4.5 V and max = 5.5 V for Supply Voltage of the ROC Table.	9
•	Changed V _{CC} Supply Voltage in the ROC Table From: 3.6 To: 5.5	9





www.ti.com

CI	hanges from Revision A (December 2007) to Revision B	Page
•	Changed V _{CC} Supply Voltage in the ROC Table From: 3.45 To: 3.6	<u>e</u>
CI	hanges from Original (September 2007) to Revision A	Page
•	Changed V _{CC} Supply Voltage in the ROC Table From: 3.6 To: 3.45	<u>9</u>
•	Changed V _{CC} Supply Voltage in the ROC Table From: 3 To: 3.15	g
•	Changed C _{IO} - typ value From: 1 To: 2	11
•	Changed the Regulatory Information	11
•	Changed C _I - typ value From: 1 To: 2 in the <i>Electrical Characteristics:</i> V _{CC1} and V _{CC2} at 5-V Operation	12
•	Changed TBDs to actual values	12
•	Changed C _I - typ value From: 1 To: 2 in the <i>Electrical Characteristics:</i> V _{CC1} at 5-V, V _{CC2} at 3.3-V Operation	13
•	Changed C _I - typ value From: 1 To: 2 in the <i>Electrical Characteristics:</i> V _{CC1} at 3.3-V, V _{CC2} at 5-V Operation	14
•	Changed typ value From: 1 To: 2 in the <i>Electrical Characteristics:</i> V _{CC1} and V _{CC2} at 3.3 V Operation	15
•	Changed Propagation delay max From: 22 To: 23	16
•	Changed Propagation delay max From: 46 To: 50	16
•	Changed Propagation delay max From: 28 To: 29	16
•	Changed ISO724xA/C max value From: 2.5 To: 3	16
•	Changed Propagation delay max From: 26 To: 30	17
•	Changed Propagation delay max From: 32 To: 34	17
•	Changed ISO724xA/C max value From: 3 To: 3.5	17
•	Changed ISO7240C/M RMS Supply Current vs Signaling Rate, ISO7241C/M RMS Supply Current vs Signaling Rate, and Propagation Delay vs Free-Air Temperature. Added ISO7242C/M RMS Supply Current vs Signaling Rate, and Propagation Delay vs Free-Air Temperature.	ate 19





5 Description (Continued)

The devices with the C suffix (C option) have TTL input thresholds and a noise-filter at the input that prevents transient pulses from being passed to the output of the device. The devices with the M suffix (M option) have CMOS $V_{CC}/2$ input thresholds and do not have the input noise filter or the additional propagation delay.

The ISO7240CF device has an input disable function on pin 7, and a selectable high or low failsafe-output function with the CTRL pin (pin 10). The failsafe output is a logic high when a logic high is placed on the CTRL pin or it is left unconnected. If a logic low signal is applied to the CTRL pin, the failsafe output becomes a logic-low output state. The input disable function of the ISO7240CF device prevents data from being passed across the isolation barrier to the output. When the inputs are disabled or V_{CC1} is powered down, the outputs are set by the CTRL pin.


These devices can be powered from 3.3-V or 5-V supplies on either side, in any combination. The signal input pins are 5-V tolerant regardless of the voltage supply level that is used.

These devices are characterized for operation over the ambient temperature range of -40°C to +125°C.




6 Pin Configurations and Functions


ISO7240CF DW Package 16-Pin SOIC Top View




ISO7241C and ISO7241M DW Package 16-Pin SOIC Top View



ISO7240C and ISO7240M DW Package 16-Pin SOIC Top View



ISO7242C and ISO7242M DW Package 16-Pin SOIC Top View



Pin Functions

		PIN					
	NO.				1/0	DESCRIPTION3	
NAME	ISO7240CF	ISO7240CF		ISO7242C ISO7242M	1/0	DESCRIPTIONS	
CTRL	10	_	_	-	I	Failsafe output control. Output state is determined by CTRL pin when DISABLE is high or V_{CC1} is powered down. Output is high when CTRL is high or open and low when CTRL is low.	
DISABLE	7	1		_	_	Input disable. All input pins are disabled when DISABLE is high and enabled when DISABLE is low or open.	
EN	_	10		_	_	Output enable. All output pins are enabled when EN is high or open and disabled when EN is low.	
EN ₁	_	_	7	7	I	Output enable 1. Output pins on side 1 are enabled when EN_1 is high or open and disabled when EN_1 is low.	
EN ₂	_	_	10	10	I	Output enable 2. Output pins on side-2 are enabled when EN_2 is high or open and disabled when EN_2 is low.	
GND1	2, 8	2, 8	2, 8	2, 8	_	Ground connection for V _{CC1}	
GND2	9, 15	9, 15	9, 15	9, 15	_	Ground connection for V _{CC2}	
IN _A	3	3	3	3	_	Input, channel A	
IN _B	4	4	4	4	_	Input, channel B	
IN _C	5	5	5	12	_	Input, channel C	
IN _D	6	6	11	11	_	Input, channel D	
NC	_	7	_	_	_	No Connect pins are floating with no internal connection	
OUT _A	14	14	14	14	0	Output, channel A	
OUT _B	13	13	13	13	0	Output, channel B	
OUT _C	12	12	12	5	0	Output, channel C	
OUTD	11	11	6	6	0	Output, channel D	
V _{CC1}	1	1	1	1		Power supply, V _{CC1}	
V _{CC2}	16	16	16	16	_	Power supply, V _{CC2}	



7 Specifications

Absolute Maximum Ratings

See (1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage $^{(2)}$, V_{CC1} , V_{CC2}	-0.5	6	V
VI	Voltage at IN, OUT, EN, DISABLE, CTRL	-0.5	V _{CC} + 0.5 ⁽³⁾	V
Io	Output current	-15	15	mA
TJ	Maximum junction temperature		170	°C
T _{stg}	Storage temperature	-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltage values are with respect to network ground terminal and are peak voltage values.
- Maximum voltage must not exceed 6 V.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V
	diodriargo	Machine model (MM), per ANSI/ESDS5.2-1996	±200	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}		3.15		5.5	V
I _{OH}	High-level output current		-4			mA
I _{OL}	Low-level output current				4	mA
	lament media a collette	ISO724xC	40			
t _{ui}	Input pulse width	ISO724xM	6.67	5		ns
4.11	Signaling rate	ISO724xC	0	30(2)	25	Mbps
1/t _{ui}		ISO724xM	0	200(2)	150	
V_{IH}	High-level input voltage (IN)	100704-14	0.7 V _{CC}		V _{CC}	V
V _{IL}	Low-level input voltage (IN)	ISO724xM	0		0.3 V _{CC}	V
V_{IH}	High-level input voltage (IN, DISABLE, CTRL, EN)	100704:0	2		5.5	V
V _{IL}	Low-level input voltage (IN, DISABLE, CTRL, EN)	ISO724xC	0		0.8	V
TJ	Junction temperature				150	°C
Н	External magnetic field-strength immunity per IEC 61000-	-4-8 and IEC 61000-4-9 certification			1000	A/m

 ⁽¹⁾ For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V.
 (2) Typical value at room temperature and well-regulated power supply.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

	THE	ISO724xx DW (SOIC) 16 PINS	UNIT	
$R_{\theta JA}$	Junction-to-ambient thermal	Low-K board	168	°C/W
	resistance	High-K board	77.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal res	istance	39.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistar	nce	41.9	°C/W
ΨЈТ	Junction-to-top characterization p	arameter	13.5	°C/W
ΨЈВ	Junction-to-board characterization	41.9	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) therma	resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Power Ratings

 $V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, Input a 50\% duty cycle square wave (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_{D}	Maximum power dissipation				220	mW



7.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL			
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.008	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 400	V
	Material group		II	
	Overweltene Cetemen	Rated mains voltage ≤ 150 V _{RMS}	I-IV	
	Overvoltage Category	Rated mains voltage ≤ 300 V _{RMS}	1-111	
DIN V V	DE V 0884-10 (VDE V 0884-10):2006-12 ⁽²⁾			
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	560	V_{PK}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} t = 60 s (qualification), t = 1 s (100% production)	4000	V _{PK}
	Apparent charge ⁽³⁾	Method a: After I/O safety test subgroup 2/3. V_{ini} = VIOTM, t_{ini} = 60 s; $V_{pd(m)}$ = 1.2 x V_{IORM} , t_m = 10 s,	≤5	
q_{pd}			≤5	рС
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = VIOTM, \ t_{ini} = 1 \ s; \\ V_{pd(m)} = 1.5 \times V_{IORM} \ , \ t_m = 1 \ s,$	≤5	
C _{IO}	Barrier capacitance, input to output (4)	$V_1 = 0.4 \sin (4E6\pi t)$	2	pF
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	
R_{IO}	Isolation resistance, input to output (4)	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577	7			
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 2500 \text{ V}_{RMS}, t = 60 \text{ s (qualification)};$ $V_{TEST} = 1.2 \times V_{ISO} = 3000 \text{ V}_{RMS}, t = 1 \text{ s (100\% production)}$	2500	V _{RMS}

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

7.7 Safety-Related Certifications

VDE	CSA	UL
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1): 2011-07	Approved under CSA Component Acceptance Notice 5A and IEC 60950-1	Recognized under UL 1577 Component Recognition Program
Basic Insulation Maximum Transient Isolation Voltage, 4000 V _{PK} ; Maximum Repetitive Peak Isolation Voltage, 560 V _{PK}	4000 V _{PK} maximum isolation rating; Basic insulation per CSA 60950-1-07 and IEC 60950-1 (2nd Ed), 366 V _{RMS} maximum working voltage,	Single protection, 2500 V _{RMS}
Certificate Number: 40016131	Master Contract Number: 220991	File Number: E181974

⁽²⁾ This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

⁽³⁾ Apparent charge is electrical discharge caused by a partial discharge (pd).

⁽⁴⁾ All pins on each side of the barrier tied together creating a two-terminal device



7.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Safety input, output, or supply			A		
IS	current	$R_{\theta JA} = 168^{\circ} \text{C/W}, \ V_I = 3.6 \ \text{V}, \ T_J = 170^{\circ} \text{C}, \ T_A = 25^{\circ} \text{C},$ see Figure 2			239	mA
T _S	Safety temperature				150	°C

⁽¹⁾ The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

7.9 Electrical Characteristics: V_{CC1} and V_{CC2} at 5-V Operation

For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. Over recommended operating conditions (unless otherwise noted)

	PARAMETER	ER TEST CONDITIONS		TYP	MAX	UNIT
I _{OFF}	Sleep mode output current	EN at 0 V, Single channel		0		μΑ
1/	Lligh level subsub veltege	I _{OH} = -4 mA, See Figure 11	V _{CCO} - 0.8			V
V _{OH}	High-level output voltage	I _{OH} = -20 μA, See Figure 11	V _{CCO} - 0.1			V
V	Low level cutout voltage	I _{OL} = 4 mA, See Figure 11			0.4	V
V_{OL}	Low-level output voltage	I _{OL} = 20 μA, See Figure 11			0.1	V
V _{I(HYS)}	Input voltage hysteresis			150		mV
I _{IH}	High-level input current	IN at V _{CCI}			10	^
I _{IL}	Low-level input current	IN at 0 V	-10			μΑ
Cı	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 15	25	50		kV/μs

7.10 Supply Current Characteristics: V_{CC1} and V_{CC2} at 5-V Operation

For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT	
ISO72	240C/M							
	C	Quiescent, All channels, no load, EN at 3 V, VI	= V _{CC} or 0 V		1	3	A	
I _{CC1} Supply current, side 1		25 Mbps, All channels, no load, EN at 3 V, 12.5	-MHz input-clock signal		7	10.5	mA	
	C	All shared and EN et 2 V	Quiescent, V _I = V _{CC} or 0 V		15	22	A	
I _{CC2}	Supply current, side 2	All channels, no load, EN at 3 V	25 Mbps, 12.5-MHz input-clock signal		17	25	mA	
ISO72	241C/M							
		0 1 11 1	surrent side 4. All shannels no load EN at 2 V EN at 2 V	Quiescent, V _I = V _{CC} or 0 V		6.5	11	
I _{CC1}	Supply current, side 1	II channels, no load, EN₁ at 3 V, EN₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		12	18	mA	
	C	All channels are level EN at 2 V EN at 2 V	Quiescent, V _I = V _{CC} or 0 V		13	20	A	
I _{CC2}	Supply current, side 2	All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		18	28	mA	
ISO72	242C/M							
	C	All channels are lead EN at 2 V EN at 2 V	Quiescent, V _I = V _{CC} or 0 V		10	16	A	
I _{CC1}	Supply current, side 1 All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		15	24	mA		
	C	upply current, side 2 All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	Quiescent, V _I = V _{CC} or 0 V		10	16	A	
I _{CC2}	Supply current, side 2		25 Mbps, 12.5-MHz input-clock signal		15	24	mA	

Submit Documentation Feedback



7.11 Electrical Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation

For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V. Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITI	ons	MIN	TYP	MAX	UNIT
I _{OFF}	Sleep mode output current	EN at 0 V, Single channel			0		μА
		I _{OH} = -4 mA, See Figure 11	3.3-V side	V _{CCO} - 0.4			
V _{OH}	High-level output voltage	I _{OH} = -4 mA, See Figure 11	5-V side	V _{CCO} - 0.8			V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		$I_{OH} = -20 \mu A$, See Figure 11		V _{CCO} - 0.1			
V _{OL} L	Law level autout valtage	I _{OL} = 4 mA, See Figure 11				0.4	V
VOL	Low-level output voltage	I _{OL} = 20 μA, See Figure 11				0.1	V
$V_{I(HYS)}$	Input voltage hysteresis				150		mV
I _{IH}	High-level input current	IN at V _{CCI}				10	^
I _{IL}	Low-level input current	IN at 0 V		-10			μА
Cı	Input capacitance to ground	IN at V_{CC} , $V_{I} = 0.4 \sin(4E6\pi t)$			2		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 15		25	50		kV/μs

7.12 Supply Current Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation

For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V. Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST COM	NDITIONS	MIN	TYP	MAX	UNIT
ISO72	240C/M						
	O	All shares is a seed EN at 2 V	Quiescent, V _I = V _{CC} or 0 V	1		3	^
I _{CC1}	Supply current, side 1	All channels, no load, EN at 3 V	25 Mbps, 12.5-MHz input-clock signal		7	10.5	mA
	C	All shares is a seed EN at 2 V	Quiescent, V _I = V _{CC} or 0 V		9.5	15	^
I _{CC2}	Supply current, side 2	All channels, no load, EN at 3 V	25 Mbps, 12.5-MHz input-clock signal		10.5	5 17	mA
ISO72	241C/M						
	Supply current, side 1 All channel	rrent, side 1 All channels, no load, EN_1 at 3 V, EN_2 at 3 V Quiescent, $V_1 = V_{CC}$ or 0 V 12.5-MHz input-clock signal		6.5	11	^	
ICC1			12.5-MHz input-clock signal		12	18	mA
	C	All shared and fall story fall story	Quiescent, V _I = V _{CC} or 0 V		8	13	^
I _{CC2}	Supply current, side 2	All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		11.5	18	mA
ISO72	242C/M		•				
	O	All shared and fall story fall story	Quiescent, V _I = V _{CC} or 0 V		10	16	^
I _{CC1}	CC1 Supply current, side 1 Al	All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	12.5-MHz input-clock signal		15	24	mA
	C	All shared and fall story fall story	Quiescent, V _I = V _{CC} or 0 V		6	10	^
I _{CC2}	Supply current, side 2	ply current, side 2 All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		9	14	mA



7.13 Electrical Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation

For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V. Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS	MIN	TYP	MAX	UNIT
I _{OFF}	Sleep mode output current	EN at 0 V, Single channel			0		μА
		A mA San Figure 44	3.3-V side	V _{CCO} - 0.4			
V _{OH}	High-level output voltage	I _{OH} = -4 mA, See Figure 11	5-V side	V _{CCO} - 0.8			V
V _{OL} Low-le V _{I(HYS)} Input V I _{IH} High-le I _{IL} Low-le		$I_{OH} = -20 \mu A$, See Figure 11		V _{CCO} - 0.1			
.,	Lava laval autoritus litaria	I _{OL} = 4 mA, See Figure 11				0.4	V
VOL	Low-level output voltage	I _{OL} = 20 μA, See Figure 11				0.1	V
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current	IN at V _{CCI}				10	
I _{IL}	Low-level input current	IN at 0 V	001				μΑ
Cı	Input capacitance to ground	IN at V_{CC} , $V_{I} = 0.4 \sin (4E6\pi t)$			2		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 15		25	50		kV/μs

7.14 Supply Current Characteristics: V_{CC1} at 3.3-V, V_{CC2} at 5-V Operation

For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V. For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V. Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT
ISO72	240C/M						
	Complete company and a	All shared and EN et O.V.	Quiescent, V _I = V _{CC} or 0 V		0.5	1	^
I _{CC1}	Supply current, side 1	All channels, no load, EN at 3 V	25 Mbps, 12.5-MHz input-clock signal		3	5	mA
	C	All shared and EN et O.V.	Quiescent, V _I = V _{CC} or 0 V		15	22	A
I _{CC2}	Supply current, side 2	All channels, no load, EN at 3 V	25 Mbps, 12.5-MHz input-clock signal		17	25	mA
ISO72	241C/M						
	Cupalitaument aida 1	All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	Quiescent, V _I = V _{CC} or 0 V		4	7	A
I _{CC1}	Supply current, side 1 All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		6.5	11	mA	
		All shared and EN stack EN stack	Quiescent, V _I = V _{CC} or 0 V		13	20	A
I _{CC2}	Supply current, side 2	All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		18	28	mA
ISO72	242C/M		•				
	Complete some at a field 4	All shared and EN stack EN stack	Quiescent, V _I = V _{CC} or 0 V		6	10	A
I _{CC1}	Supply current, side 1	rent, side 1 All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		9	14	mA
			Quiescent, V _I = V _{CC} or 0 V		10	16	A
I _{CC2}	Supply current, side 2	upply current, side 2 All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		15	24	mA

Submit Documentation Feedback



7.15 Electrical Characteristics: V_{CC1} and V_{CC2} at 3.3 V Operation

For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V. Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
l _{OFF}	Sleep mode output current	EN at 0 V, single channel		0		μА
V	High-level output voltage	I _{OH} = -4 mA, See Figure 11	V _{CCO} - 0.4			V
V _{OH}	riigii-ievei output voitage	$I_{OH} = -20 \mu A$, See Figure 11	V _{CCO} - 0.1			V
.,	Lava laval autout valta aa	I _{OL} = 4 mA, See Figure 11			0.4	\ /
V _{OL}	Low-level output voltage	I _{OL} = 20 μA, See Figure 11			0.1	V
V _{I(HYS)}	Input voltage hysteresis			150		mV
I _{IH}	High-level input current	IN at V _{CCI}			10	^
I _{IL}	Low-level input current	IN at 0 V	-10			μА
Cı	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin (4E6\pi t)$		2		pF
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 15	25	50		kV/μs

7.16 Supply Current Characteristics: V_{CC1} and V_{CC2} at 3.3 V Operation

For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3.15 V to 3.6 V. Over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	NDITIONS	MIN	TYP	MAX	UNIT
ISO72	240C/M						
	Cumply augrent side 1	All channels as lead EN et 2 V	Quiescent, V _I = V _{CC} or 0 V		0.5	1	mA
I _{CC1}	Supply current, side 1	All channels, no load, EN at 3 V	25 Mbps, 12.5-MHz input-clock signal		0.5 1 3 5 9.5 15 10.5 17 4 7 6.5 11 8 13 11.5 18 6 10 9 14 6 10	ma 	
	Supply ourrent side 2	All channels no load EN et 2 V	Quiescent, V _I = V _{CC} or 0 V		9.5	15	m۸
I _{CC2}	Supply current, side 2	All channels, no load, EN at 3 V	25 Mbps, 12.5-MHz input-clock signal		10.5	5 1 3 5 5 15 5 17 4 7 5 11 8 13 5 18 6 10 9 14 6 10	mA
ISO72	241C/M		•				
	Supply ourrent aids 1 /	All channels, no load, EN, at 3 \/ EN, at 3 \/		4	7	A	
I _{CC1}	Supply current, side 1	All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		6.5	11	mA
	Cumply surrent side 0	All channels no load EN at 2 V EN at 2 V	Quiescent, V _I = V _{CC} or 0 V		8	3 5 0.5 15 0.5 17 4 7 6.5 11 8 13 0.5 18 6 10 9 14 6 10	A
I _{CC2}	Supply current, side 2	All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		11.5		mA
ISO72	242C/M						
	O	All shared and fall story fall story	Quiescent, V _I = V _{CC} or 0 V		6	10	^
I _{CC1}	Supply current, side 1	All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		9	14	mA
	O	All shared and fall story fall story	Quiescent, V _I = V _{CC} or 0 V		6	6 10	^
I _{CC2}		All channels, no load, EN ₁ at 3 V, EN ₂ at 3 V	25 Mbps, 12.5-MHz input-clock signal		9	14	mA



7.17 Switching Characteristics: V_{CC1} and V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	ISO724xC		18		42	ns
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}		See Figure 11			2.5	
t _{PLH} , t _{PHL}	Propagation delay	ISO724xM	See Figure 11	10		23	ns
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}				1	2	
	Part-to-part skew (2)	ISO724xC				8	20
t _{sk(pp)}	Part-to-part skew (-)	ISO724xM			0	3	ns
	Channel-to-channel output skew (3)	ISO724xC				2	
t _{sk(o)}	Channel-to-channel output skew	ISO724xM			0	1	ns
t _r	Output signal rise time	•	Con Firmer 44		2		
t _f	Output signal fall time		See Figure 11		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impedar	nce output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-le	vel output	Con Figure 40		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedan	ce output	See Figure 12		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-lev	el output			15	20	
t _{fs}	Failsafe output delay time from input power lo	SS	See Figure 13		12		μS
t _{wake}	Wake time from input disable		See Figure 14		15		μS
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps NRZ data input, Same polarity input on all channels, See Figure 16		1		ns

⁽¹⁾ Also referred to as pulse skew.

7.18 Switching Characteristics: V_{CC1} at 5-V, V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	100704-0		20		50	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	ISO724xC				3	ns
t _{PLH} , t _{PHL}	Propagation delay	100=01.11	See Figure 11	12		29	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	ISO724xM			1	2	ns
	D (2)	ISO724xC				10	
t _{sk(pp)}	Part-to-part skew (2)	ISO724xM			0	5	ns
	Channel to the second outside slow (3)	ISO724xC				3	
t _{sk(o)}	Channel-to-channel output skew (3)	ISO724xM			0	1	ns
t _r	Output signal rise time		Con Figure 44		2		
t _f	Output signal fall time		See Figure 11		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impeda	ance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-	level output	See Figure 42		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impeda	nce output	See Figure 12		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-le	evel output			15	20	ı
t _{fs}	Failsafe output delay time from input power	loss	See Figure 13		18		μS
t _{wake}	Wake time from input disable		See Figure 14		15		μS
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps PRBS NRZ data input, Same polarity input on all channels, See Figure 16		1		ns

⁽¹⁾ Also known as pulse skew

t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽³⁾ t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽³⁾ $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.



7.19 Switching Characteristics: V_{CC1} at 3.3-V and V_{CC2} at 5-V Operation

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	1007040		22		51	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	ISO724xC				3	ns
t _{PLH} , t _{PHL}	Propagation delay	100704.14	See Figure 11	12		30	
PWD	Pulse-width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	ISO724xM			1	2	ns
	D (1) (2)	ISO724xC				10	
t _{sk(pp)}	Part-to-part skew (2)	ISO724xM			0	5	ns
	01 11 1 1 1 (3)	ISO724xC				2.5	
t _{sk(o)}	Channel-to-channel output skew (3)	ISO724xM			0	1	ns
t _r	Output signal rise time	•	2 5 44		2		
t _f	Output signal fall time		See Figure 11		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-imped	ance output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-	level output	Con Figure 40		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impeda	ince output	See Figure 12		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-l	evel output			15	20	
t _{fs}	Failsafe output delay time from input power	loss	See Figure 13		12		μS
t _{wake}	Wake time from input disable		See Figure 14		15		μS
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps NRZ data input, Same polarity input on all channels, See Figure 16		1		ns

⁽¹⁾ Also known as pulse skew

7.20 Switching Characteristics: V_{CC1} and V_{CC2} at 3.3-V Operation

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	1007040		25		56	
PWD	Pulse-width distortion t _{PHL} - t _{PLH} ⁽¹⁾	ISO724xC	Con Figure 44			4	ns
t _{PLH} , t _{PHL}	Propagation delay	100704vM	See Figure 11	12		34	
PWD	Pulse-width distortion t _{PHL} - t _{PLH} ⁽¹⁾	ISO724xM			1	2	ns
	Part-to-part skew (2)	ISO724xC				10	
t _{sk(pp)}	Part-to-part skew (=)	ISO724xM			0	5	ns
	Character than a land a stantal land (3)	ISO724xC				3.5	
t _{sk(o)}	Channel-to-channel output skew (3)	ISO724xM			0	1	ns
t _r	Output signal rise time	*	Con Figure 44		2		ns
t _f	Output signal fall time		See Figure 11		2		ns
t _{PHZ}	Propagation delay, high-level-to-high-impeda	nce output			15	20	
t _{PZH}	Propagation delay, high-impedance-to-high-le	evel output	Con Figure 40		15	20	
t _{PLZ}	Propagation delay, low-level-to-high-impedar	ice output	See Figure 12		15	20	ns
t _{PZL}	Propagation delay, high-impedance-to-low-le	vel output			15	20	
t _{fs}	Failsafe output delay time from input power le	oss	See Figure 13		18		μS
t _{wake}	Wake time from input disable		See Figure 14		15		μS
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO724xM	150 Mbps PRBS NRZ data input, same polarity input on all channels, See Figure 16		1		ns

⁽¹⁾ Also referred to as pulse skew.

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.


⁽³⁾ $t_{sk(0)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

⁽²⁾ t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽³⁾ t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.




7.21 Insulation Characteristics Curves







7.22 Typical Characteristics






Typical Characteristics (continued)








8 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns, $t_f \leq$ 50 $t_$
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 11. Switching Characteristic Test Circuit and Voltage Waveforms




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_1 = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 12. Enable or Disable Propagation-Delay Time Test Circuit and Waveform




Parameter Measurement Information (continued)



A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 13. Failsafe Delay Time Test Circuit and Voltage Waveforms




NOTE: The test that yields the longest time is used in this data sheet.

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50\Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 14. Wake Time From Input Disable Test Circuit and Voltage Waveforms




Parameter Measurement Information (continued)



- A. $C_1 = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O =$ 50 Ω .

Figure 15. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



Copyright © 2016, Texas Instruments Incorporated

NOTE: PRBS bit pattern run length is $2^{16} - 1$. Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 16. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform



9 Detailed Description

9.1 Overview

The isolator in Figure 17 is based on a capacitive isolation-barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 150 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal through the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop the output of which feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, as in the case of a low-frequency signal, the DCL forces the output-multiplexer to switch from the high- to the low-frequency channel.

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is required to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

9.2 Functional Block Diagram




Figure 17. Conceptual Block Diagram of a Digital Capacitive Isolator

Submit Documentation Feedback



9.3 Feature Description

The ISO724xx family of devices is available in multiple channel configurations and default output-state options to enable wide variety of application uses. Table 1 lists these device features.

Table 1. Device Features

PRODUCT	SIGNALING RATE	INPUT THRESHOLD	CHANNEL CONFIGURATION
ISO7240C	25 Mbps	~1.5 V (TTL)	
ISO7240CF	25 Mbps	~1.5 V (TTL)	4/0
ISO7240M	150 Mbps	V _{CC} / 2 (CMOS)	
ISO7241C	25 Mbps	~1.5 V (TTL)	3/1
ISO7241M	150 Mbps	V _{CC} / 2 (CMOS)	3/1
ISO7242C	25 Mbps	~1.5 V (TTL)	2/2
ISO7242M	150 Mbps	V _{CC} / 2 (CMOS)	2/2

9.4 Device Functional Modes

Table 2 lists the ISO724xx functional modes. Table 3 lists the ISO7240CF functional modes.

Table 2. Device Function Table ISO724x(1)

INPUT V _{CC}	OUTPUT V _{CC}	INPUT (IN)	OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	H or Open	Н
DU	PU	L	H or Open	L
PU		X	L	Z
		Open	H or Open	Н
PD	PU	X	H or Open	Н
PD	PU	X	L	Z
Х	PD	Х	Х	Undetermined

⁽¹⁾ PU = Powered Up; PD = Powered Down; X = Irrelevant; H = High Level; L = Low Level; Z = High Impedance; Open = Not Connected


Table 3. ISO7240CF Functions Table (1)

V _{CC1}	V _{CC2}	DATA INPUT (IN)	DISABLE INPUT (DISABLE)	FAILSAFE CONTROL (CTRL)	DATA OUTPUT (OUT)
PU	PU	Н	L or Open	X	Н
PU	PU	Г	L or Open	X	L
Х	PU	X	Н	H or Open	Н
Х	PU	X	Н	L	L
PD	PU	X	Х	H or Open	Н
PD	PU	X	Х	L	L
Х	PD	X	Χ	X	Undetermined

⁽¹⁾ PU = Powered Up; PD = Powered Down; X = Irrelevant; H = High Level; L = Low Level; Z = High Impedance; Open = Not Connected



9.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 18. Device I/O Schematics



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


10.1 Application Information

The ISO724xx family of devices uses a single-ended TTL or CMOS-logic switching technology. The supply voltage range is from 3.15 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μC or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

10.2 Typical Application

10.2.1 Isolated Data Acquisition System for Process Control

The ISO724xx family of devices can be used with Texas Instruments' precision analog-to-digital converter and mixed signal microcontroller to create an advanced isolated data acquisition system as shown in Figure 19.



Copyright © 2016, Texas Instruments Incorporated

Figure 19. Isolated Data Acquisition System for Process Control

10.2.1.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO724x family of devices only require two external bypass capacitors to operate.



10.2.1.2 Detailed Design Procedure




Figure 20. ISO7240x Typical Circuit Hook-Up




Figure 21. ISO7240CF Typical Circuit Hook-Up






Figure 22. ISO7241x Typical Circuit Hook-Up





Figure 23. ISO7242x Typical Circuit Hook-Up

10.2.1.3 Application Curves



10.2.2 Isolated SPI for an Analog Input Module with 16 Inputs

The ISO7241x family of devices and several other components from Texas Instruments can be used to create an isolated SPI for an input module with 16 inputs.




Figure 26. Isolated SPI for an Analog Input Module With 16 Inputs

10.2.2.1 Design Requirements

See the Design Requirements in the Isolated Data Acquisition System for Process Control section.



10.2.2.2 Detailed Design Procedure

See the Detailed Design Procedure in the Isolated Data Acquisition System for Process Control section...

10.2.2.3 Application Curve

See the Application Curves in the Isolated Data Acquisition System for Process Control section..

10.2.3 Isolated RS-232 Interface

Figure 27 shows a typical isolated RS-232 interface implementation.




Figure 27. Isolated RS-232 Interface

10.2.3.1 Design Requirements

See the Design Requirements in the Isolated Data Acquisition System for Process Control section.

10.2.3.2 Detailed Design Procedure

See the Detailed Design Procedure in the Isolated Data Acquisition System for Process Control section...

10.2.3.3 Application Curve

See the Application Curves in the Isolated Data Acquisition System for Process Control section..



11 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1-μF bypass capacitor is recommended at input and output supply pins (VCC1 and VCC2). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501 device. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies.

12 Layout

12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 28). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
 usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to Digital Isolator Design Guide.

12.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

12.2 Layout Example




Figure 28. Recommended Layer Stack

Submit Documentation Feedback



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation, see the following:

- ADS1234 24-Bit Analog-to-Digital Converter For Bridge Sensors
- ADS79xx 12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs
- Digital Isolator Design Guide
- High-Voltage Lifetime of the ISO72x Family of Digital Isolators
- ISO72x Digital Isolator Magnetic-Field Immunity
- Isolation Glossary
- LP2985 150-mA Low-noise Low-dropout Regulator With Shutdown
- MSP430F2132 Mixed Signal Microcontroller
- MSP430G2x32, MSP430G2x02 Mixed Signal Microcontroller
- REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference
- SN6501 Transformer Driver for Isolated Power Supplies
- TLV707, TLV707P 200-mA, Low-IQ, Low-Noise, Low-Dropout Regulator for Portable Devices
- TRS232 Dual RS-232 Driver/Receiver With IEC61000-4-2 Protection

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7240CF	Click here	Click here	Click here	Click here	Click here
ISO7240C	Click here	Click here	Click here	Click here	Click here
ISO7240M	Click here	Click here	Click here	Click here	Click here
ISO7241C	Click here	Click here	Click here	Click here	Click here
ISO7241M	Click here	Click here	Click here	Click here	Click here
ISO7242C	Click here	Click here	Click here	Click here	Click here
ISO7242M	Click here	Click here	Click here	Click here	Click here

Table 4. Related Links

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks



13.5 Trademarks (continued)

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





www.ti.com

n 13-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7240CDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240C	Samples
ISO7240CDWG4	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240C	Samples
ISO7240CDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240C	Samples
ISO7240CDWRG4	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240C	Samples
ISO7240CFDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240CF	Samples
ISO7240CFDWG4	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240CF	Samples
ISO7240CFDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240CF	Samples
ISO7240MDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240M	Samples
ISO7240MDWG4	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240M	Samples
ISO7240MDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240M	Samples
ISO7240MDWRG4	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7240M	Samples
ISO7241CDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241C	Samples
ISO7241CDWG4	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241C	Samples
ISO7241CDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241C	Samples
ISO7241CDWRG4	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241C	Samples
ISO7241MDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241M	Samples
ISO7241MDWG4	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241M	Samples
ISO7241MDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241M	Samples
ISO7241MDWRG4	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7241M	Samples
ISO7242CDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242C	Samples

www.ti.com 13-Aug-2021

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7242CDWG4	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242C	Samples
ISO7242CDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242C	Samples
ISO7242MDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242M	Samples
ISO7242MDWG4	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242M	Samples
ISO7242MDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242M	Samples
ISO7242MDWRG4	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7242M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7240CF, ISO7241C, ISO7242C:

Automotive: ISO7240CF-Q1, ISO7241C-Q1, ISO7242C-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7240CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7240CFDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7240MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7241CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7241MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7242CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7242MDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ Length (mm)		Width (mm)	Height (mm)
ISO7240CDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7240CFDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7240MDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7241CDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7241MDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7242CDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7242MDWR	SOIC	DW	16	2000	350.0	350.0	43.0



www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO7240CDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7240CDWG4	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7240CFDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7240CFDWG4	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7240MDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7240MDWG4	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7241CDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7241CDWG4	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7241MDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7241MDWG4	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7242CDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7242CDWG4	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7242MDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7242MDWG4	DW	SOIC	16	40	506.98	12.7	4826	6.6

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated