
Frequently Asked Questions:

HIGH-VOLTAGE, TWO-PHASE GATE DRIVER ICs

Sam Davis, Contributing Editor

What is a two-

A two-phase gate driver IC is a power amplifier that produces two high-current gate drives for either a synchronous buck or half-bridge totem-pole MOS-FET configuration (see the figure). The two-phase driver provides the gate drive for both a low-side and high-side n-channel MOSFET. In contrast, the single-phase gate driver services only a single lowside MOSFET.



A two-phase gate driver has a "floating" high-side driver that provides the appropriate gate voltage and current while operating reliably with the voltage applied to the drain of the upper MOSFET.

What is the function of the level shifte

The level shifter must elevate the input voltage level to the appropriate range for the high-side driver (see the figure, again). For best results, the level shifter must operate at high speeds while consuming low power and providing clean level translations.

How does the high-side driver support a high-voltage MOSFET? Gate voltage for the high-side driver employs a bootstrap supply circuit comprising a bootstrap diode and bootstrap capacitor (see the figure, again). The bootstrap diode may be either integrated within the gate driver IC or external to it. Because the bootstrap capacitor value must be much higher than the MOSFET gate capacitance, it is always external to the IC. When the lower MOSFET is enabled, the bootstrap capacitor charges up to V_{DD} via the bootstrap diode. Thus, the high-side gate driver "floats" at the gate voltage of the high-side MOSFET. For reliable operation, the highside driver must be able to withstand the operating voltage of the high-side MOSFET. Typical maximum voltage ratings for high-voltage gate drivers can range from 80 to 100 V.

These gate driver ICs may accommodate CMOS or TTL input voltage thresholds.

The total IC power dissipation includes the gate driver losses and the bootstrap diode losses. Gate

driver losses depend on the switching frequency, output load capacitance, and V_{DD} supply voltage. The power losses associated with driving the output loads dominate the power dissipation at high frequencies and high load capacitance values. Bootstrap diode power loss consists of the forward diode loss while charging the bootstrap capacitor and reverse bias power loss during reverse recovery. These events occur once per cycle, so this diode loss is

also proportional to the switching frequency.

A low equivalent series resistance/ equivalent series inductance (ESR/ ESL) bypass capacitor must be located near the IC between V_{DD} and V_{SS} . In addition, the bootstrap capacitor requires a low ESR/ESL type placed close to its connections to the IC. These capacitors must support high peak currents drawn from V_{DD} during turn-on of the

Sponsored by National Semiconductor Corp.

external MOSFET. To prevent voltage transients at the drain of the upper MOSFET, connect a low ESR capacitor from its drain to V_{SS} (ground).

What are the grounding considerations for the gate driver?

Grounding connections must confine the high peak currents from charging and discharging the MOSFET gates in as small an area as possible. This will decrease the loop inductance and minimize noise on the MOSFET gates. Plus, the MOSFETs must be located as close as possible to the gate driver.

Can you keep both the highside and low-side MOSFETs from conducting simultaneously?

If both MOSFETs conduct at the same time, you get shoot-through current that causes electromagnetic interference (EMI), lowers efficiency, and reduces reliability. One approach to protecting against shoot-through is to control the dead time between the conduction intervals of the two MOSFETs. Insert a delay between the time that one driver turns off its associated MOSFET and the time the other driver turns on its associated MOSFET. By controlling the dead time, you optimize performance while getting the required dead time protection. Another approach to this potential problem is to include a non-overlap circuit that prevents the gate drivers from causing shoot-through of the two MOSFETs.

What causes gate circuit transients, and how can they be controlled?

The lower MOSFET's body diode clamps the node between the source of the upper MOSFET and the drain of the lower MOSFET. Board resistances and inductances sometimes cause this MOSFET drain-source node to generate undesirable transients. You can prevent these transients by inserting an external Schottky diode from low-side driver output to ground and/or from the high-side driver output and the drain-source node.

ED Online 10130



100-V, Two-Phase Gate Drivers For Fast Switching MOSFETs

Four new 100-V power MOSFET gate drivers (listed in the table below) are now in National Semiconductor's two-phase gate-driver family. These ICs combine high peak current capability, fast rise and fall times, and closely matched propagation delays for their low-side and high-side driver outputs.



Among their potential applications are current-fed push-pull converters, half- and full-bridge power stages, synchronous buck converters, two-switch forward converters, active clamp forward converters, and motor drives.

The LM5100A and LM5101A are similar, except the LM5100A targets CMOS input voltage thresholds, and the LM5101A fits TTL. With a 1000-pF output load, these gate drivers exhibit 8-ns rise and fall times. Typical propagation delay matching of the two outputs is 3 ns, and the overall propagation delay is 25 ns (typical).

With the addition of programmable dead time and enable input, along with a 100-V maximum rating, the LM5105 gate driver achieves added flexibility. A single external resistor programs the switching transition dead time through tightly matched turn-on delay circuits. With a 1000-pF load, its rise and fall times are 15 ns.

A lower-cost, two-phase gate driver with a 1.4-A peak current rating suits the LM5107 for motor drives and lower-power switching regulators. Propagation delay matching of this two-phase gate driver is only 2 ns. Rise and fall times are 15 ns for a 1000-pF load. Propagation times are 27 ns (typical).

Peak gate current	Product ID	Input threshold	Packaging	Comments
3.0 A	LM5100A/01A	CMOS/TTL	LLP-10, S0-8	Upgrade of HIP2100/01
1.8 A	LM5105	TTL	LLP-10	Programmable dead time
1.4 A	LM5107	TTL	LLP-8, S0-8	Upgrade of ISL6700



For free online design tools, samples, evaluation boards, datasheets and more, BE SURE TO VISIT:

power.national.com