

Introdução à Arquitetura de Computadores

Aula 24

μArquitetura Single-Cycle: Exercícios

Instruções Adicionais

- sll - Shift Left Logical
- lui - Load Upper Immediate
- slti - Set on Less Than Immediate
- jal - Jump And Link
- jr - Jump Register
- jal e jr

Exercícios SC (1) - Enunciado

Consulte o [Apêndice B](#) para a definição das instruções.

Faça uma cópia da [Figura 7.11 \(Datapath\)](#) para desenhar as modificações necessárias.

Assinale os **novos** sinais de controlo.

Faça uma cópia da [Tabela 7.3 \(Main Decoder\)](#) e [Tabela 7.2 \(ALU Decoder\)](#) para a notar as modificações necessárias. Descreva quaisquer outras alterações relevantes.

Exercício 7.3

Modifique o CPU Single-cycle para adicionar suporte para uma das seguintes instruções:

- (a) sll
- (b) lui
- (c) slti
- (d) blez

Exercício 7.4

Repita o Exercício 7.3 para as seguintes instruções:

- (a) jal
- (b) lh
- (c) jr
- (d) srl

Exercícios SC (2) - ApxB - OpCodes - Type-I

Opcode	Name	Description	Opcode	Name	Description
000000 (0)	R-type	all R-type instructions	011100 (28)	mul rd, rs, rt (func = 2)	multiply (32-bit result)
000001 (1)	bltz rs, label / bgez rs, label	branch less than zero/branch greater than or equal to zero	100000 (32)	lb rt, imm(rs)	load byte
000010 (2)	j label	jump	100001 (33)	lh rt, imm(rs)	load halfword
000011 (3)	jal label	jump and link	100011 (35)	lw rt, imm(rs)	load word
000100 (4)	beq rs, rt, label	branch if equal	100100 (36)	lbu rt, imm(rs)	load byte unsigned
000101 (5)	bne rs, rt, label	branch if not equal	100101 (37)	lhu rt, imm(rs)	load halfword unsigned
000110 (6)	blez rs, label	branch if less than or equal to zero	101000 (40)	sb rt, imm(rs)	store byte
000111 (7)	bgtz rs, label	branch if greater than zero	101001 (41)	sh rt, imm(rs)	store halfword
001000 (8)	addi rt, rs, imm	add immediate	101011 (43)	sw rt, imm(rs)	store word
001001 (9)	addiu rt, rs, imm	add immediate unsigned	110001 (49)	lwc1 ft, imm(rs)	load word to FP coprocessor 1
001010 (10)	slti rt, rs, imm	set less than immediate	111001 (56)	swc1 ft, imm(rs)	store word to FP coprocessor 1
001011 (11)	sltiu rt, rs, imm	set less than immediate unsigned			
001100 (12)	andi rt, rs, imm	and immediate			
001101 (13)	ori rt, rs, imm	or immediate			
001110 (14)	xori rt, rs, imm	xor immediate			
001111 (15)	lui rt, imm	load upper immediate			
010000 (16)	mfc0 rt, rd / mtc0 rt, rd	move from/to coprocessor 0			
010001 (17)	F-type	fop = 16/17: F-type instructions			
010001 (17)	bclfi label / (rt = 0/1) bclt label	fop = 8: branch if fpcnd is FALSE/TRUE			

Single-cycle: LUI, SLTI, JAL

Multicycle: BNE, ORI, LBU

© A. Nunes da Cruz

IAC - MIPS - Exercícios Datapath - SC

2/16

Exercícios SC (3) - ApxB - FunctField - Type-R

Table B.2 R-type instructions, sorted by funct

Table B.2 R-type instructions, sorted by funct field

Funct	Name	Description	Funct	Name	Description
000000 (0)	sll rd, rt, shamt	shift left logical	100000 (32)	add rd, rs, rt	add
000010 (2)	srl rd, rt, shamt	shift right logical	100001 (33)	addu rd, rs, rt	add unsigned
000011 (3)	sra rd, rt, shamt	shift right arithmetic	100010 (34)	sub rd, rs, rt	subtract
000100 (4)	sllv rd, rt, rs	shift left logical variable	100011 (35)	subu rd, rs, rt	subtract unsigned
000110 (6)	srlv rd, rt, rs	shift right logical variable	100100 (36)	and rd, rs, rt	and
000111 (7)	srav rd, rt, rs	shift right arithmetic variable	100101 (37)	or rd, rs, rt	or
001000 (8)	jr rs	jump register	100110 (38)	xor rd, rs, rt	xor
001001 (9)	jalr rs	jump and link register	100111 (39)	nor rd, rs, rt	nor
001100 (12)	syscall	system call	101010 (42)	slt rd, rs, rt	set less than
001101 (13)	break	break	101011 (43)	sltu rd, rs, rt	set less than unsigned
010000 (16)	mghi rd	move from hi			
010001 (17)	mthi rs	move to hi			
010010 (18)	mflo rd	move from lo			
010011 (19)	mtlo rs	move to lo			
011000 (24)	mult rs, rt	multiply			
011001 (25)	multu rs, rt	multiply unsigned			
011010 (26)	div rs, rt	divide			
011011 (27)	divu rs, rt	divide unsigned			

Single-cycle: SLL, JR

Multicycle: SRLV

© A. Nunes da Cruz

IAC - MIPS - Exercícios Datapath - SC

3/16

Exercícios SC (4) - Figura 7.11 - Datapath





Figura 7.11 Processador MIPS single-cycle completo

Exercícios SC (5) - TabelasV - ALU + Main Decoders




ALUOp _{1:0}	Funct _{5:0}	ALUControl _{2:0}
00	X	010 (Add)
X1	X	110 (Subtract)
1X	100000 (add)	010 (Add)
1X	100010 (sub)	110 (Subtract)
1X	100100 (and)	000 (And)
1X	100101 (or)	001 (Or)
1X	101010 (slt)	111 (SLT)

Tabela 7.2 Tabela de verdade do ALU decoder

Instruction	Op _{5:0}	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01

Tabela 7.3 Tabela de verdade do Main decoder

ProbSC (1), P7.3a (1) - SLL: Datapath



Datapath single-cycle modificado para sll

1. $ALUControl_{3:0}$ passa de 3 para 4 bits

2. ALU precisa duma entrada extra: $shamt_{4:0}$

$shamt = \text{shift amount}$

ProbSC (2), P7.3a (2) - SLL: ALU Decoder + ALU




$ALUOp_{1:0}$	$Func_{5:0}$	$ALUControl_{3:0}$
00	X	0010 (Add)
X1	X	0110 (Subtract)
1X	100000 (add)	0010 (Add)
1X	100010 (sub)	0110 (Subtract)
1X	100100 (and)	0000 (And)
1X	100101 (or)	0001 (Or)
1X	101010 (slt)	0111 (SLT)
1X	000000 (sll)	1000 (Shift Left Logical)

Tabela de verdade do ALU decoder para sll

$F_{3:0}$	Função
0000	A & B
0001	A B
0010	A + B
0011	not used
0100	A & ~B
0101	A ~B
0110	A - B
0111	SLT
1000	SLL

ALU para sll

(rs ignorado)




SLL:
Result = B << shamt
(A ignorado)

$rd := rt \ll shamt$
(rs ignorado)

1. $ALUControl_{3:0}$ tem agora 4 bits (+1 bit para tb suportar outros shifts)

2. ALU tem uma entrada extra: $shamt_{4:0}$

ProbSC (3), P7.3b (1) - LUI: Datapath



ProbSC (4), P7.3b (2) - LUI: Main Decoder

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc _{1:0}	Branch	MemWrite	MemToReg	ALUOp _{1:0}
R-type	000000	1	1	00	0	0	0	10
lw	100011	1	0	01	0	0	1	00
sw	101011	0	X	01	0	1	X	00
beq	000100	0	X	00	1	0	X	01
lui	001111	1	0	10	0	0	0	00

↑ AluSrc_{1:0} = 10 e ALUOp_{1:0} = 00 ↑

Tabela de verdade do ALU decoder para lui

ProbSC (5), P7.3c (1) - STLI: ALU + Main Decoders

10	rs	rt	imm	slt _i rt, rs, imm	tipo-I
----	----	----	-----	------------------------------	--------

ALUOp _{1:0}	Funct _{5:0}	ALUControl _{2:0}
00	X	010 (Add)
01	X	110 (Subtract)
10	100000 (add)	010 (Add)
10	100010 (sub)	110 (Subtract)
10	100100 (and)	000 (And)
10	100101 (or)	001 (Or)
10	101010 (slt)	111 (SLT)
11	X	111 (SLT)

O datapath **não** precisa de ser modificado. Só a Unidade de Controlo tem de ser adaptada.

Tabela de verdade do ALU decoder para slti

Instruction	Op _{5:0}	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
slti	001010	1	0	1	0	0	0	11


Tabela de verdade do Main decoder para slti

© A. Nunes da Cruz

IAC - MIPS - Exercícios Datapath - SC

10/16

ProbSC (6), P7.4a (1) - JAL: Datapath



© A. Nunes da Cruz

IAC - MIPS - Exercícios Datapath - SC

11/16

ProbSC (7), P7.4a (2) - JAL: Main Decoder


Instruction	Op _{5:0}	RegWrite	RegDst _{1:0}	ALUSrc	Branch	MemWrite	MemToReg	ALUOp _{2:0}	Jump	Jal
R-type	000000	1	01	0	0	0	0	10	0	0
lw	100011	1	00	1	0	0	1	00	0	0
sw	101011	0	XX	1	0	1	X	00	0	0
beq	000100	0	XX	0	1	0	X	01	0	0
addi	001000	1	00	1	0	0	0	00	0	0
j	000010	0	XX	X	X	0	X	XX	1	0
jal	000011	1	10	X	X	0	X	XX	1	1



Tabela de verdade do Main decoder para jal

ProbSC (8), P7.4c (1) - JR: Datapath

0 rs 0 0 0 8 jr rs tipo-R



PC' := RD1

Datapath single-cycle modificado para jr

ProbSC (9), P7.4c (2) - JR: ALU Decoder


(rd=rt=0)

0 rs 0 0 0 8 jr rs

Tipo-R

ALUOp _{1:0}	Func _{5:0}	ALUControl _{2:0}	JR
00	X	010 (Add)	0
X1	X	110 (Subtract)	0
1X	100000 (add)	010 (Add)	0
1X	100010 (sub)	110 (Subtract)	0
1X	100100 (and)	000 (And)	0
1X	100101 (or)	001 (Or)	0
1X	101010 (slt)	111 (SLT)	0
1X	001000 (jr)	XXX	1

Tabela de verdade do ALU decoder para jr



O sinal JR é gerado no ALU decoder, porque é aí que o Func_{5:0} está ligado.

Tabela de verdade do Main decoder para jr: sem modificações.


jr é uma instrução de Tipo-R, com a particularidade de ambos rt e rd serem zero.

© A. Nunes da Cruz

IAC - MIPS - Exercícios Datapath - SC

14/16

ProbSC (10), P7.4a + P7.4c - JAL + JR: Datapath



Datapath single-cycle modificado para jal + jr
(jal precisa de jr)


Para podermos usar subrotinas, o Datapath do CPU deve suportar ambas as instruções 'jal' e 'jr'.

© A. Nunes da Cruz

IAC - MIPS - Exercícios Datapath - SC

15/16

XX - A seguir: DataPath Multicycle



- Uma única Memória (*Von Neumann*) e uma única ALU.
- Unidade de Controlo mais complexa: FSM (*Finite State Machine*).