```
LIBRARY ieee;
1
2  USE ieee.std logic 1164.all;
   -----
3
  ENTITY <entity_name> IS
4
    (same as for regular machines)
5
6
  END ENTITY;
7
   ARCHITECTURE <archit name> OF <entity name> IS
8
9
10
      --FSM-related declarations:
11
      (same as for regular machines)
12
13
      --Timer-related declarations:
     CONSTANT T1: NATURAL := <value>;
14
15
     CONSTANT T2: NATURAL := <value>; ...
     CONSTANT tmax: NATURAL := <value>;
16
      SIGNAL t: NATURAL RANGE 0 TO tmax;
17
18
19 BEGIN
20
21
      --Timer:
22
     PROCESS (clk, rst)
23
     BEGIN
24
        IF (rst='1') THEN
25
            t \le 0;
        ELSIF (clk'EVENT AND clk='1') THEN
26
27
           IF pr state /= nx state THEN
             t <= 0;
28
29
           ELSIF t /= tmax THEN
30
            t \le t + 1;
31
          END IF;
32
        END IF;
    END PROCESS;
33
```

```
35
      --Lower section of FSM:
36
       (same as for regular machines)
37
38
       --Upper section of FSM:
       PROCESS (all)
39
40
       BEGIN
41
          CASE pr state IS
42
             WHEN A =>
43
                 output1 <= <value>;
                 output2 <= <value>;
44
                 IF ... AND t>=T1-1 THEN
45
46
                   nx_state <= B;</pre>
47
                 ELSIF ... AND t>=T2-1 THEN
48
                   nx state <= ...;</pre>
49
                 ELSE
50
                   nx_state <= A;</pre>
51
                 END IF;
52
             WHEN B =>
53
                 output1 <= <value>;
54
                 output2 <= <value>;
55
                 IF ... AND t>=T3-1 THEN
56
                   nx_state <= C;</pre>
57
                 ELSIF ... THEN
58
                   nx_state <= ...;</pre>
                 ELSE
59
60
                   nx state <= B;</pre>
61
                END IF;
62
             WHEN C =>
63
          END CASE;
64
65
      END PROCESS;
66
67
       --Optional output register:
68
       (same as for regular machines)
69
70
   END ARCHITECTURE;
71
```