

VHDL Template for Regular FSM

```
1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY <entity_name> IS
6      GENERIC (...);
7      PORT (clk, rst: IN STD_LOGIC;
8            input1, input2: IN <data_type>;
9            output1, output2: OUT <data_type>);
10 END ENTITY;
11 -----
12 ARCHITECTURE <archit name> OF <entity name> IS
13     TYPE state IS (A, B, C, ...);
14     SIGNAL pr_state, nx_state: state;
15 BEGIN
16
17     --Lower section of FSM:
18     PROCESS (clk, rst)
19     BEGIN
20         IF (rst='1') THEN
21             pr_state <= A;
22         ELSIF (clk'EVENT AND clk='1') THEN
23             pr_state <= nx_state;
24         END IF;
25     END PROCESS;
26
27     --Upper section of FSM:
28     --Upper section of FSM:
29     PROCESS (all)
30     BEGIN
31         CASE pr_state IS
32             WHEN A =>
33                 output1 <= <value>;
34                 output2 <= <value>;
35                 IF input1=... and ... THEN
36                     nx_state <= B;
37                 ELSIF input2=... and ... THEN
38                     nx_state <= ...;
39                 ELSE
40                     nx_state <= A;
41                 END IF;
42             WHEN B =>
43                 output1 <= <value>;
44                 output2 <= <value>;
45                 IF ... THEN
46                     nx_state <= C;
47                 ELSIF ... THEN
48                     nx_state <= ...;
49                 ELSE
50                     nx_state <= B;
51                 END IF;
52             WHEN C =>
53                 ...
54         END CASE;
55     END PROCESS;
```