# International TOR Rectifier

# IR2113

# HIGH AND LOW SIDE DRIVER

#### **Features**

- Floating channel designed for bootstrap operation Fully operational to +600V

  Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- Separate logic supply range from 5 to 20V Logic and power ground ±5V offset
- CMOS Schmitt-triggered inputs with pull-down
- Cycle by cycle edge-triggered shutdown logic
- Matched propagation delay for both channels
- Outputs in phase with inputs


#### **Description**

The IR2113 is a high voltage, high speed power MOSFET and IGBT driver with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts.


#### **Product Summary**

Voffset	600V max.
l <sub>O</sub> +/-	2A / 2A
V <sub>OUT</sub>	10 - 20V
t <sub>on/off</sub> (typ.)	120 & 94 ns
Delay Matching	10 ns

#### **Packages**



### **Typical Connection**



#### **Absolute Maximum Ratings**

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions. Additional information is shown in Figures 28 through 35.

	Parameter	Va		
Symbol	Definition	Min.	Max.	Units
V <sub>B</sub>	High Side Floating Supply Voltage	-0.3	625	
Vs	High Side Floating Supply Offset Voltage	V <sub>B</sub> - 25	V <sub>B</sub> + 0.3	
V <sub>HO</sub>	High Side Floating Output Voltage	V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3	
V <sub>CC</sub>	Low Side Fixed Supply Voltage	-0.3	25	V
$V_{LO}$	Low Side Output Voltage	-0.3	V <sub>CC</sub> + 0.3	V
$V_{DD}$	Logic Supply Voltage	-0.3	V <sub>SS</sub> + 25	
V <sub>SS</sub>	Logic Supply Offset Voltage	V <sub>CC</sub> - 25	V <sub>CC</sub> + 0.3	
V <sub>IN</sub>	Logic Input Voltage (HIN, LIN & SD)	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	
dV <sub>s</sub> /dt	Allowable Offset Supply Voltage Transient (Figure 2)	_	50	V/ns
PD	Package Power Dissipation @ T <sub>A</sub> ≤ +25°C (14 Lead DIP)	_	1.6	
	(14 Lead DIP w/o Lead 4)	_	1.5	W
	(16 Lead DIP w/o Leads 5 & 6)	_	1.6	**
	(16 Lead SOIC)	_	1.25	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (14 Lead DIP)	_	75	
	(14 Lead DIP w/o Lead 4)	_	85	°C/W
	(16 Lead DIP w/o Leads 5 & 6)	_	75	C/VV
	(16 Lead SOIC)	_	100	
TJ	Junction Temperature	_	150	
T <sub>S</sub>	Storage Temperature	-55	150	°C
TL	Lead Temperature (Soldering, 10 seconds)	_	300	

#### **Recommended Operating Conditions**

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The Vs and Vss offset ratings are tested with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in Figures 36 and 37.

	Parameter	Val			
Symbol	Definition	Min. Max.			
V <sub>B</sub>	High Side Floating Supply Absolute Voltage	V <sub>S</sub> + 10	V <sub>S</sub> + 20		
٧s	High Side Floating Supply Offset Voltage	Note 1	600		
V <sub>HO</sub>	High Side Floating Output Voltage	Vs	V <sub>B</sub>		
Vcc	Low Side Fixed Supply Voltage	10	20	V	
$V_{LO}$	Low Side Output Voltage	0	Vcc	v	
$V_{DD}$	Logic Supply Voltage	V <sub>SS</sub> + 5 V <sub>SS</sub> + 20			
V <sub>SS</sub>	Logic Supply Offset Voltage	-5			
V <sub>IN</sub>	Logic Input Voltage (HIN, LIN & SD)	V <sub>SS</sub>	$V_{DD}$		
TA	Ambient Temperature	-40	125	°C	

Note 1: Logic operational for V<sub>S</sub> of -5 to +600V. Logic state held for V<sub>S</sub> of -5V to -V<sub>BS</sub>.

## **Dynamic Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ,  $V_{DD}$ ) = 15V,  $C_L$  = 1000 pF,  $T_A$  = 25°C and  $V_{SS}$  = COM unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3.


Parameter			Value				
Symbol	Definition	Figure	Min.	Тур.	Max.	Units	Test Conditions
t <sub>on</sub>	Turn-On Propagation Delay	7	_	120	150		V <sub>S</sub> = 0V
t <sub>off</sub>	Turn-Off Propagation Delay	8	_	94	125		V <sub>S</sub> = 600V
t <sub>sd</sub>	Shutdown Propagation Delay	9	_	110	140	ns	V <sub>S</sub> = 600V
t <sub>r</sub>	Turn-On Rise Time	10	_	25	35	113	
t <sub>f</sub>	Turn-Off Fall Time	11	_	17	25		
MT	Delay Matching, HS & LS Turn-On/Off	_	_	_	10		Figure 5

#### **Static Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ,  $V_{DD}$ ) = 15V,  $T_A$  = 25°C and  $V_{SS}$  = COM unless otherwise specified. The  $V_{IN}$ ,  $V_{TH}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to all three logic input leads: HIN, LIN and SD. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Parameter			Value				
Symbol	Definition	Figure	Min.	Тур.	Max.	Units	Test Conditions
V <sub>IH</sub>	Logic "1" Input Voltage	12	9.5	_	_		
V <sub>IL</sub>	Logic "0" Input Voltage	13	_	_	6.0	V	
VoH	High Level Output Voltage, V <sub>BIAS</sub> - V <sub>O</sub>	14	_	_	1.2	V	I <sub>O</sub> = 0A
V <sub>OL</sub>	Low Level Output Voltage, VO	15	_	_	0.1		I <sub>O</sub> = 0A
I <sub>LK</sub>	Offset Supply Leakage Current	16	_	_	50		V <sub>B</sub> = V <sub>S</sub> = 600V
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Supply Current	17	_	125	230		V <sub>IN</sub> = 0V or V <sub>DD</sub>
IQCC	Quiescent V <sub>CC</sub> Supply Current	18	_	180	340		V <sub>IN</sub> = 0V or V <sub>DD</sub>
I <sub>QDD</sub>	Quiescent V <sub>DD</sub> Supply Current	19	_	15	30	μA	V <sub>IN</sub> = 0V or V <sub>DD</sub>
I <sub>IN+</sub>	Logic "1" Input Bias Current	20	_	20	40		$V_{IN} = V_{DD}$
I <sub>IN-</sub>	Logic "0" Input Bias Current	21	_	_	1.0		V <sub>IN</sub> = 0V
V <sub>BSUV+</sub>	V <sub>BS</sub> Supply Undervoltage Positive Going Threshold	22	7.5	8.6	9.7		
VBSUV-	VBS Supply Undervoltage Negative Going Threshold	23	7.0	8.2	9.4	V	
V <sub>CCUV+</sub>	V <sub>CC</sub> Supply Undervoltage Positive Going Threshold	24	7.4	8.5	9.6	V	
Vccuv-	V <sub>CC</sub> Supply Undervoltage Negative Going Threshold	25	7.0	8.2	9.4		
IO+	Output High Short Circuit Pulsed Current	26	2.0	2.5	_	^	V <sub>O</sub> = 0V, V <sub>IN</sub> = V <sub>DD</sub> PW ≤ 10 μs
I <sub>O</sub> -	Output Low Short Circuit Pulsed Current	27	2.0	2.5	_	А	$V_{O} = 15V, V_{IN} = 0V$ PW \le 10 \mus


#### **Functional Block Diagram**



#### **Lead Definitions**

Le	ad
Symbol	Description
$V_{DD}$	Logic supply
HIN	Logic input for high side gate driver output (HO), in phase
SD	Logic input for shutdown
LIN	Logic input for low side gate driver output (LO), in phase
V <sub>SS</sub>	Logic ground
V <sub>B</sub>	High side floating supply
НО	High side gate drive output
٧s	High side floating supply return
Vcc	Low side supply
LO	Low side gate drive output
COM	Low side return

#### **Lead Assignments**



#### **Device Information**

Process & Design Rule			HVDCMOS 4.0 µm		
Transistor Count			220		
Die Size			98 X 126 X 26 (mil)		
Die Outline					
Thickness	of Gate Oxide		800Å		
Connection		Material	Poly Silicon		
	First	Width	4 µm		
	Layer	Spacing	6 µm		
	•	Thickness	5000Å		
		Material	AI - Si (Si: 1.0% ±0.1%)		
	Second	Width	6 μm		
	Layer	Spacing	9 μm		
		Thickness	20,000Å		
Contact Ho	le Dimension		8 µm X 8 µm		
Insulation L	_ayer	Material	PSG (SiO <sub>2</sub> )		
		Thickness	1.5 μm		
Passivation	)	Material	PSG (SiO <sub>2</sub> )		
		Thickness	1.5 µm		
Method of	Saw		Full Cut		
Method of	Die Bond		Ablebond 84 - 1		
Wire Bond		Method	Thermo Sonic		
		Material	Au (1.0 mil / 1.3 mil)		
Leadframe		Material	Cu		
		Die Area	Ag		
		Lead Plating	Pb : Sn (37 : 63)		
Package Types			14 & 16 Lead PDIP / 16 Lead SOIC		
	Materials		EME6300 / MP150 / MP190		
Remarks:					




Figure 1. Input/Output Timing Diagram




Figure 2. Floating Supply Voltage Transient Test Circuit




Figure 3. Switching Time Test Circuit




Figure 4. Switching Time Waveform Definition




Figure 3. Shutdown Waveform Definitions




Figure 6. Delay Matching Waveform Definitions




Figure 7A. Turn-On Time vs. Temperature




Figure 7B. Turn-On Time vs. Voltage




Figure 8A. Turn-Off Time vs. Temperature




Figure 8B. Turn-Off Time vs. Voltage




Figure 9A. Shutdown Time vs. Temperature




Figure 9B. Shutdown Time vs. Voltage




Figure 10A. Turn-On Rise Time vs. Temperature




Figure 10B. Turn-On Rise Time vs. Voltage




Figure 11A. Turn-Off Fall Time vs. Temperature




Figure 11B. Turn-Off Fall Time vs. Voltage




Figure 12A. Logic "1" Input Threshold vs. Temperature




Figure 12B. Logic "1" Input Threshold vs. Voltage




Figure 13A. Logic "0" Input Threshold vs. Temperature




Figure 13B. Logic "0" Input Threshold vs. Voltage




Figure 14A. High Level Output vs. Temperature




Figure 14B. High Level Output vs. Voltage




Figure 15A. Low Level Output vs. Temperature




Figure 15B. Low Level Output vs. Voltage




Figure 16A. Offset Supply Current vs. Temperature




Figure 16B. Offset Supply Current vs. Voltage




Figure 17A. V<sub>BS</sub> Supply Current vs. Temperature




Figure 17B. V<sub>BS</sub> Supply Current vs. Voltage




Figure 18A. Vcc Supply Current vs. Temperature




Figure 18B. Vcc Supply Current vs. Voltage




Figure 19A. V<sub>DD</sub> Supply Current vs. Temperature




Figure 19B. V<sub>DD</sub> Supply Current vs. Voltage




Figure 20A. Logic "1" Input Current vs. Temperature




Figure 20B. Logic "1" Input Current vs. Voltage




Figure 21A. Logic "0" Input Current vs. Temperature




Figure 21B. Logic "0" Input Current vs. Voltage




Figure 22. V<sub>BS</sub> Undervoltage (+) vs. Temperature




Figure 23. V<sub>BS</sub> Undervoltage (-) vs. Temperature




Figure 24. V<sub>CC</sub> Undervoltage (+) vs. Temperature




Figure 25.  $V_{\text{CC}}$  Undervoltage (-) vs. Temperature




Figure 26A. Output Source Current vs. Temperature




Figure 26B. Output Source Current vs. Voltage




Figure 27A. Output Sink Current vs. Temperature




Figure 27B. Output Sink Current vs. Voltage




Figure 28. IR2113 T<sub>J</sub> vs. Frequency (IRFBC20)  $R_{GATE} = 33\Omega, V_{CC} = 15V$ 




Figure 29. IR2113 T<sub>J</sub> vs. Frequency (IRFBC30)  $R_{GATE} = 22\Omega$ ,  $V_{CC} = 15V$ 




Figure 30. IR2113 T<sub>J</sub> vs. Frequency (IRFBC40)  $R_{GATE} = 15\Omega$ ,  $V_{CC} = 15V$ 




Figure 31. IR2113 T<sub>J</sub> vs. Frequency (IRFPE50)  $R_{GATE} = 10\Omega$ ,  $V_{CC} = 15V$ 

320V




Figure 32. IR2113S T<sub>J</sub> vs. Frequency (IRFBC20)  $R_{GATE} = 33\Omega$ ,  $V_{CC} = 15V$ 




Figure 33. IR2113S T<sub>J</sub> vs. Frequency (IRFBC30)  $R_{GATE} = 22\Omega$ ,  $V_{CC} = 15V$ 




Figure 34. IR2113S  $T_J$  vs. Frequency (IRFBC40)  $R_{GATE} = 15\Omega, Vcc = 15V$ 




Figure 35. IR2113S T<sub>J</sub> vs. Frequency (IRFPE50)  $R_{GATE} = 10\Omega, V_{CC} = 15V$ 




Figure 36. Maximum Vs Negative Offset vs. VBS Supply Voltage




Figure 37. Maximum Vss Positive Offset vs. Vcc Supply Voltage