CPU Memory Bus Transaction

This example demonstrates memory read and write bus cycles from `sample_cpu_bus.vcd`, showing:

- Multi-bit address (`16-bit`) and data (`8-bit`) buses.
- High-impedance (`Z`) states between bus transfers.
- Vertical timing markers and shaded cursor intervals (t_{read}, t_{write}).
- Custom signal grouping with dividers.

Microprocessor Memory Bus Timing

(Timescale: 10 ns)