

Improved MEOL and BEOL Parasitic-Aware Design Technology Co-Optimization for 3 nm Gate-All-Around Nanosheet Transistor

Yabin Sun[®], *Member, IEEE*, Meng Wang, Xianglong Li[®], *Graduate Student Member, IEEE*, Shaojian Hu, Ziyu Liu, *Member, IEEE*, Yun Liu, Xiaojin Li[®], and Yanling Shi

Abstract—In this article, an improved parasitic-aware design technology co-optimization (DTCO) for gate-allaround nanosheet field effect transistor (GAA-NSFET) at 3 nm node is proposed. The presented DTCO flow owns two distinct features. First, a novel de-embedding strategy is designed to avoid the repeated calculation of gatesource/drain contact capacitance. Second, the parasitic resistance of the middle-end-of-line (MEOL) and backend-of-line (BEOL) is accurately extracted, combing the front-end-of-line (FEOL) simulation and the calculation of MEOL/BEOL equivalent interconnect length. The power, performance, and area (PPA) of the benchmark circuit [15stage ring oscillator (RO)] are collaboratively optimized. Considering the limitation of contacted gate pitch (CGP) and the process effects, the compromise of structure parameters is studied. GAA-NSFET architecture with 48% reduction in power consumption, 26% increase in speed, and 46% reduction in area is achieved, satisfying the scaling requirement from 5 to 3 nm node. All data here provide an optimization and design foundation for GAA-NSFET in future 3 nm technology node.

Index Terms—Back-end-of-line (BEOL), compact model (CM), design technology co-optimization (DTCO), gate-all-around nanosheet field effect transistor (GAA-NSFET), middle-end-of-line (MEOL), parasitic extraction.

I. INTRODUCTION

ITH the feature size continuously scaling, novel transistors based on new architecture, material, and

Manuscript received October 20, 2021; revised November 28, 2021; accepted December 2, 2021. Date of publication December 28, 2021; date of current version January 24, 2022. This work was supported in part by the Shanghai Science and Technology Explorer Plan under Grant 21TS1401700, in part by the National Natural Science Foundation of China under Grant 61974056, in part by the Natural Science Foundation of Shanghai under Grant 19ZR1471300, and in part by the Shanghai Science and Technology Innovation Action Plan under Grant 19511131900. The review of this article was arranged by Editor R. Wang. (Corresponding author: Ziyu Liu.)

Yabin Sun is with the School of Microelectronics, Fudan University, Shanghai 200433, China, and also with the Department of Electrical Engineering, East China Normal University, Shanghai 200241, China.

Meng Wang, Xianglong Li, Yun Liu, Xiaojin Li, and Yanling Shi are with the Department of Electrical Engineering, East China Normal University, Shanghai 200241, China.

Shaojian Hu is with the Shanghai Integrated Circuits Research and Development Center, Shanghai 201203, China.

Ziyu Liu is with the School of Microelectronics, Fudan University, Shanghai 200433, China (e-mail: liuziyu@fudan.edu.cn).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TED.2021.3135247.

Digital Object Identifier 10.1109/TED.2021.3135247

mechanism emerge to meet the different performance constrains [1]-[3]. Gate-all-around (GAA) nanowire or nanosheet transistors are considered promising candidates beyond 3-5 nm technology node, because of the ideal gate electrostatics and better power/performance tradeoff compared to FinFET technology [4], [5]. For the logic designs based on GAA field effect transistor (GAAFET), the size of standard cells is determined by contacted gate pitch (CGP) and fin pitch (FP). To reduce the size of standard cell and simultaneously satisfy the requirement of, power, performance, and area (PPA) in microchips, design-technology co-optimization (DTCO) based on TCAD simulation has been developed and has become mandatory in advanced technology nodes [6]-[11]. The technology, transistor, and target circuit design are evaluated together, and the PPA of the target circuit is calculated and fed back during DTCO optimization [10]. Thus, technology parameters can be iteratively adjusted to achieve the best circuit performance.

The current TCAD-based DTCO flow includes front- endof-line (FEOL) TCAD simulation, compact model (CM) extraction, interconnect RC extraction for middle-end-ofline/back-end-of-line (MEOL and BEOL), and benchmarking circuit simulation [12]-[15]. When evaluating the FEOL transistor, FinFET or GAAFET with metal M0 are generally structured and the standard BSIM-CMG model is adopted [16]. As for the case of MEOL and BEOL, the interconnect line with constant length are used to assess the parasitic RC load, such as $25 \times (CGP + MP)$, $25 \times (CGP + MP)/7.5$, and 100 × CGP [17]-[20]; here MP presents metal pitch. However, two distinct limitations exist in the above-mentioned estimation method. First, the assumed equivalent length is not always held for arbitrary technology node, especially for BEOL, whose metal resistivity is sensitive to different process conditions [21]. Second, the assumed equivalent BEOL length may not match with the extracted capacitance from the FEOL SPX simulation. More severely, when extracting the FEOL CM, gate-source/drain contact capacitance C_{co} , gate fringe capacitance C_{if} , and C_{ov} are included in FEOL TCAD simulation. However, during MEOL and BEOL capacitance extraction, the gate-source/drain contact capacitance C_{co} is also contained in SPX 3-D simulation. Therefore, the gatesource/drain contact capacitance C_{co} is repeatedly extracted in the aforementioned DTCO flow, which will inevitably affect the final accuracy and credibility.

0018-9383 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.




Fig. 1. Proposed DTCO flow for 3 nm GAA-NSFET.

TABLE I
DEVICE PHYSICS PARAMETERS OF STANDARD GAA-NSFET

Design rules of standard NSFET	Value (nm)
Contact Gate Pitch, CGP	45
Fin Pitch, FP	21
Metal Pitch, MP	21
Gate length L_g	15
Length of high-k spacer, LspHK	1.5
Length of high-k spacer, LspLK	4
Source/Drain length, LSD	9.5
Nanosheet thickness, TNS	5
Nanosheet spacer, NSS	9
Nanosheet width, WNS	10

In this work, an improved DTCO flow is proposed to overcome the aforementioned two issues. A novel de-embedding method is designed to avoid the repeated calculation of gate—source/drain contact capacitance, and a modified assessment method for BEOL and MEOL resistance is given. Results demonstrate that the proposed flow has an excellent design exploration co-optimized with patterning for future 3 nm technology node. This work is arranged as followed: Section II illustrates the proposed DTCO flow, including FEOL process simulation, CM extraction, MEOL/BEOL parasitic extraction, and the de-embedding for MEOL contact capacitance. Section III demonstrates the validity of the proposed flow, taking the CGP optimization as an example. The conclusion is drawn in Section IV.

II. IMPROVED DTCO FLOW DESIGN

Fig. 1 depicts the proposed improved DTCO flow for 3 nm GAA nanosheet field effect transistor (GAA-NSFET), including FEOL process and device simulation, CM extraction, resistance extraction of MEOL/BEOL, and benchmark circuit simulation. The innovation of the proposed DTCO flow exists in the avoidance of repeated calculation of gate–source/drain contact capacitance, as well as the accurate extraction of equivalent resistance for MEOL and BEOL. Each step is illustrated as follows.

A. Standard Device Simulation and FEOL CM

Fig. 2 depicts the 3-D structure and 2-D cross-section of GAA-NSFET at 3 nm technology node, where three




Fig. 2. 3-D structure and 2-D cross-section of 3 nm GAA-NSFET under investigation.




Fig. 3. Comparison of transfer curves between the simulated (line) and experimental measured (symbols) data [23].

TABLE II
ELECTRONIC CHARACTERISTICS OF THE STANDARD NSFET

	$V_{th}(V)$	SS (mV/dec)	I _{dsat} (μA)	DIBL (mV/V)
NMOS	0.124	65.5	90.49	18
PMOS	-0.137	73.7	88.07	23

nanosheets are vertically stacked. The critical design parameters are presented in Table I. Simulations are performed with 3-D Sentaurus TCAD [22]. The critical physical model includes the stress model, ballistic model, and quantum confinement model. The simulation setup is first calibrated with the reported experimental data [23], as shown in Fig. 3. The excellent agreement between the simulated and experimental data proves the validity of the simulation environment. The electronic characteristics of the standard n-type and p-type NSFET are summarized in Table II, where benchmarking is fixed at $I_{\rm off} = 2.5$ nA under $V_{\rm DD} = 0.65$ V.

Then the CM of FEOL GAA-NSFET is built based on BSIM-CMG. Taking the n-type GAA-NSFET as an example, the comparison between TCAD simulation and BSIM-CMG modeled data is shown in Fig. 4. An accurate agreement is obtained for dc and ac characteristics, and the largest root mean square (rms) error is lower than 2%.

B. MEOL and BEOL Capacitance Extraction

To accurately simulate PPA characteristics of ring oscillator (RO), the interconnection parasitic capacitance/resistance of MEOL and BEOL should be included in the prosed DTCO flow. As a basic unit of RO, the MEOL and BEOL parasitic




Fig. 4. Comparison between TCAD simulated (symbols) and BSIM-CMG modeled curves (lines) of the standard n-type NSFET. (a) $C_{\rm gg}-V_{\rm gs}$; $I_{\rm ds}-V_{\rm gs}$ under (b) linear region and (c) saturation region, and (d) $I_{\rm ds}-V_{\rm ds}$.




Fig. 5. (a) Standard cell layout template from 5 to 3 nm node. (b) Layout of single-stage inverter in RO.

capacitances ($C_{\text{MEOL\&BEOL}}$) of an inverter are first extracted. The standard cell and invert layout under 5 and 3 nm technology nodes are separately depicted in Fig. 5. The area of the standard cell at 3 nm node decreases about 46% compared to that under 5 nm node, satisfying the area scaling (>40%) from 5 to 3 nm. Besides, M1 connection between two-stage inverters is included in the layout to consider the parasitic capacitance in RO. Fig. 6 shows the 3-D structure of an invert built in SPX, and six parasitic capacitances among four terminals (IN, OUT, VDD, and GND) are depicted. The extracted total MEOL and BEOL parasitic capacitance $C_{\text{MEOL\&BEOL}}$ based on the above-mentioned standard GAA-NSFET is depicted in Table III. The capacitance related to the "IN" terminal such as $C_{\text{GND_IN}}$, $C_{\text{VDD_IN}}$, and $C_{\mathrm{OUT\ IN}}$ is significantly higher than other capacitance, due to the complex and huge structure and the central position of the four electrodes. Besides, the total MEOL and BEOL parasitic capacitance (140 aF) approaches the FEOL gate capacitance $C_{\rm gg}$ (84.5 aF for nMOS and 84.1 aF for pMOS), therefore, it cannot be ignored in NSFET at 3 nm technology node.

C. De-Embedding MEOL Contact Capacitance

In FEOL CM extraction, the gate–source/drain contact capacitance $C_{\rm co}$, gate fringe capacitance $C_{\rm if}$ and $C_{\rm ov}$ are included, as shown in Fig. 7(a). However, during MEOL and




Fig. 6. (a) Metal interconnection structure of inverter. (b) Interconnection parasitic capacitance division of inverter.

Cgnd_vdd	CGND_IN	CGND_OUT	CVDD_IN	CVDD_OUT	Cin_out			
4.169	31.348	7.851	33.478	7.869	55.212			
$C_{\text{total}} = 140 \text{ aF}$								




Fig. 7. (a) Schematic of NSFET $C_{\rm gg}$. (b) Simulation structure of $C_{\rm co}$. (c) Comparison between $C_{\rm gg-co}$ (symbols) and BSIM-CMG modeled curve (line).

BEOL capacitance extraction, the gate-source/drain contact capacitance C_{co} is also contained in the SPX 3-D inverter, since the gate-source and drain contacts are constructed in SPX. Thus, the gate–source/drain contact capacitance C_{co} are repeatedly extracted, and it should be removed from FEOL CM or MEOL/BEOL parasitic capacitance. C_{co} contributes to the six parasitic capacitances in Table III, and it is difficult to be eliminated from MEOL/BEOL parasitic extraction. Here, we remove the repeated C_{co} from FEOL CM, to ensure that it is calculated only once during the whole DTCO design. The de-embedding structure is designed as shown in Fig. 7(b), where a very thin (0.5 nm) nitride layer is separately added under the source and drain contact. Thus, the voltage cannot be applied to the bulk-source/drain region, and only the contact capacitance C_{co} exists in the proposed de-embedding structure, while $C_{\rm if}$ and $C_{\rm ov}$ do not exist. Once obtaining $C_{\rm co}$, remove it from the previous FEOL $C_{\rm gg}$. After de-embedding $C_{\rm co}$, the gate capacitance curve in Fig. 4(a) should be refitted to refresh the FEOL CM, by only adjusting the model parameters related to gate capacitance, while other parameters are no longer modified. Fig. 7(c) shows the comparison of the gate capacitance curve before and after de-embedding C_{co} , where $C_{\rm gg-co}$ represents the gate capacitance removing $C_{\rm co}$.

D. BEOL Equivalent Resistance Extraction

The equivalent resistance of MEOL can be directly simulated by setting the resistivity in TCAD simulation. However,




Fig. 8. Method to determine the undetermined coefficient "A" related with equivalent MEOL length.




Fig. 9. For 15-stage RO with three-fan-out. (a) Error distribution between simulation and equivalence case for different coefficient A at $V_{\rm DD}=0.65$ V. (b) Power-frequency characteristics of under different BEOL interconnect lengths.

the resistance of BEOL cannot be directly extracted by setting the metal resistivity in SPX simulation, because of the high sensitivity to process variations [21]. To accurately extract the equivalent resistance of BEOL, an improved estimation method is proposed here. The equivalent BEOL length $L_{\rm BEOL, equ}$ is not a fixed value, while a value to be calculated as

$$L_{\text{BEOL,equ}} = A(\text{CGP} + \text{MP}) \tag{1}$$

where "A" is an undetermined coefficient. To reduce RC delay, Ru has been adopted as BEOL interconnect metal at 3 nm technology node [20], and the unit resistance and capacitance are separately 995 Ω/μ m and 225 aF/ μ m [24]. Fig. 8 depicts the method to determine the coefficient "A" related to equivalent BEOL length, by comparing the equivalent case with the simulation case. In the simulation case, the parasitic capacitance of MEOL/BEOL is based on the extraction from SPX simulation. FEOL RC and MEOL resistance come from the SPICE model without C_{co} , and BEOL resistance is estimated by (1). While in the equivalent case, the RC load of FEOL and MEOL both come from the SPICE model with C_{co} , and the RC load of BEOL is calculated from (1). On the circuit level, if the PPA characteristics obtained from the simulation case is the same as that from the equivalent case, i.e., the capacitance of BEOL in the actual SPX tool is the same as the calculated value from (1), it means that the actual BEOL interconnect length is indeed A (CGP + MP).

Taking 15-stage RO with three-fan-out based on abovementioned standard GAA-NSFET as an example, when the coefficient "A" increases from 25 to 40, the calculated deviation between the simulation and equivalent case gradually decreases and then increases, as shown in Fig. 9(a). The minimum error appears at A = 34, and the comparison of




Fig. 10. Variation of parasitic capacitance under the tradeoff between $L_{\rm spLK}$ and $L_{\rm SD}$. (a) FEOL gate capacitance $C_{\rm gg}$. (b) MEOL/BEOL capacitance $C_{\rm MEOL\&BEOL}$ of an inverter.

power-frequency characteristics between simulation and equivalent case with A=33, 34, and 35 are separately depicted in Fig. 9(b). The fitting situations for A=33 and A=35 both have certain deviations, so the accuracy of $A\pm 1$ could obtain an accurate fitting result. On the other hand, it can be seen that the interconnect length of BEOL cannot always be assumed as 25 (CGP + MP) for arbitrary processes and circuits, and it should vary for different processes and circuits. So far, the equivalent resistance of BEOL has been accurately determined, and the obtained equivalent BEOL length is obviously different from the conventional fixed value.

III. STRUCTURE OPTIMIZATION UNDER CGP LIMITATION

The critical dimension of GAA-NSFET along channel direction is limited by CGP, including gate length $L_{\rm sph}$, high-k spacer length $L_{\rm sph}$, low-k spacer length $L_{\rm sph}$, and source/drain length $L_{\rm SD}$, as shown in Fig. 2, and calculated as

$$CGP = L_g + 2(L_{spHK} + L_{spLK} + L_{SD}).$$
 (2)

Therefore, under a fixed CGP restriction, the compromise of the structural dimension can be optimized, in terms of the performance on the device level and RO circuit level. CGP is fixed as 45 nm at 3 nm technology node, and the tradeoff exists between every two variables. In this section, the effects of such physical parameters on RO performance are evaluated based on the above-proposed optimized DTCO flow. The optimization aims at obtaining 40% area shrink, 20% frequency faster and 40% power reduction, compared to the reported 5 nm technology node [19]. In the following DTCO optimization, the maximum error of parameter "A" is lower than 5.6% when determining BEOL equivalent resistance.

In the GAA-NSFET fabrication process, the source and drain are formed through the epitaxy process under the mask of the low-k spacer. In the subsequent high-k-metal-gate (HKMG) process, after the nanosheets are released, the first dielectric SiO₂ is generated by thermal oxidation, and then the second dielectric HfO₂ is deposited by atom layer deposition (ALD). Thus, HfO₂ with the same thickness will be deposited on the sidewall of the low-k spacer, i.e., the high-k spacer. Consistent with the previous report [25], [26], the saturation driving current I_{dsat} increases with L_{spLK} decreasing (i.e., L_{SD} decreasing), while the low-k spacer effectively reduces the parasitic capacitance to enhance the switching performance.

The competition between $L_{\text{spL}K}$ and L_{SD} is first discussed. Fig. 10 depicts the variation of FEOL gate capacitance C_{gg} of a




Fig. 11. Key characteristics of 15-stages RO. (a) $I_{\rm eff}$, (b) $C_{\rm eff}$, (c) $I_{\rm eff}/C_{\rm eff}$, and (d) power-frequency characteristics.

single transistor, and MEOL/BEOL capacitance of an inverter for varied $L_{\text{spL}K}$. The gate capacitance C_{gg} in transistor level is expected to decrease with $L_{\text{spL}K}$ increasing. The decreased C_{gg} in turn weakens the gate coupling and degrades I_{dsat} . However, contrary to FEOL gate capacitance $C_{\rm gg}$, MEOL/BEOL capacitance of a single inverter increases with L_{spLK} increasing, due to the area enlargement of the capacitors with the low-k spacer as the dielectric. Therefore, a tradeoff exists between FEOL gate capacitance $C_{\rm gg}$ and MEOL/BEOL capacitance. Furthermore, MEOL/BEOL capacitance has approached or even exceeded the FEOL transistor-level capacitance $C_{\rm gg}$. When $L_{\text{spL}K}$ increases from 3.5 to 5 nm, FEOL capacitance $C_{\rm gg}$ decreases about 4.3 aF, while MEOL/BEOL capacitance $C_{\text{MEOL\&BEOL}}$ increases about 9 aF. The variation of parasitic resistance R_{eq} has the same trend as $C_{MEOL\&BEOL}$, which will further degrade the effective current at the circuit level. Therefore, a careful co-optimization design should be performed from the point of circuit level.

Fig. 11 depicts the variation of key performance of 15-stage RO under the tradeoff between $L_{\rm spL}{}_{K}$ and $L_{\rm SD}$. Here $I_{\rm eff}$ and $C_{\rm eff}$ separately present the effective current and load capacitance of 15-stage RO, and are calculated as

$$I_{\rm eff} = P/V_{\rm DD} \tag{3}$$

$$C_{\rm eff} = I_{\rm eff} / (f \cdot V_{\rm DD}) \tag{4}$$

where P and f are separately the total power consumption and the oscillation frequency of 15-stage RO. Consistent with the variation of transistor saturated current $I_{\rm dsat}$, $I_{\rm eff}$ here decreases with $L_{\rm spL}_K$ increasing, as shown in Fig. 11(a). Furthermore, $I_{\rm eff}$ is proportional to the total power consumption of the circuit, thus RO based on NSFETs with larger $L_{\rm spL}_K$ has lower consumption at the same $V_{\rm DD}$. As discussed earlier, the increased $C_{\rm MEOL\&BEOL}$ dominates the total parasitic capacitance, as a result, $C_{\rm eff}$ of 15-stage RO increases with $L_{\rm spL}_K$ increasing, as shown in Fig. 11(b). The frequency is proportional to the ratio of $I_{\rm eff}/C_{\rm eff}$, and also decreases with $L_{\rm spL}_K$ increasing, as shown in Fig. 11(c).




Fig. 12. Variation of (a) $I_{\rm dsat}$ and $C_{\rm gg}$ of NSFET and (b) $C_{\rm MEOL\&BEOL}$ of single inverter in $L_{\rm SDHK}-L_{\rm SD}$ case.




Fig. 13. (a) $I_{\rm eff}$, (b) $C_{\rm eff}$, (c) $I_{\rm eff}/C_{\rm eff}$, and (d) power-frequency characteristics of the RO in $L_{\rm SDHK}-L_{\rm SD}$ case.

In conclusion, both the power consumption and frequency of 15-stage RO decrease with $L_{\rm spLK}$ increasing, therefore, RO performance can be explored by the power-frequency characteristics. As shown in Fig. 11(d), the power-frequency curves shift to the left with $L_{\rm spLK}$ increasing, indicating degraded PPA characteristics. Compared to the power-frequency curve at the 5 nm technology node in [19], two cases satisfy the scaling requirements down to the 3 nm node. One is the standard NSFET, and the other is the structure with $L_{\rm spLK}$ of 3.5 nm and $L_{\rm SD}$ of 10 nm, which reduces power consumption by 48% and increases speed by 25%.

In the tradeoff case between $L_{\rm SD}$ and $L_{\rm spHK}$, as shown in Fig. 12(a), FEOL gate capacitance $C_{\rm gg}$ decreases with $L_{\rm spHK}$ increasing, because the high-k spacer and gate oxide HfO₂ are deposited simultaneously, and the increased gate oxide reduces $C_{\rm gg}$. Besides, the driven current $I_{\rm dsat}$ on transistor level inevitably degrades with $L_{\rm spHK}$ (i.e., $t_{\rm HfO2}$) increasing. Here $C_{\rm MEOL\&BEOL}$ of a single inverter is shown in Fig. 12(b), and it also decreases with $L_{\rm spHK}$ increasing. Because the high-k spacer is completely surrounded by the gate electrode, $C_{\rm IN-OUT}$, $C_{\rm VDD-IN}$, and $C_{\rm GND-IN}$ decrease significantly compared to other capacitances. The equivalent resistance also decreases with $L_{\rm spHK}$ increasing, which is beneficial to improve the circuit drive current.

As a result, both I_{eff} and C_{eff} decrease with $L_{\text{spH}K}$ increasing in the tradeoff between $L_{\text{spH}K}$ and L_{SD} , as shown in




Fig. 14. Power-frequency characteristics of the 15-stage RO in the tradeoff case. (a) $L_{\rm spHK}-L_{\rm g}$. (b) $L_{\rm g}-L_{\rm SD}$. (c) $L_{\rm g}-L_{\rm spLK}$. (d) $L_{\rm spHK}-L_{\rm spLK}$.

Fig. 13(a)–(c). Furthermore, $I_{\rm eff}/C_{\rm eff}$ also decreases as $L_{\rm spH}K$ increases. As depicted in (3) and (4), the power consumption and operation frequency of 15-stage RO are separately proportional to $I_{\rm eff}$ and $I_{\rm eff}/C_{\rm eff}$ under the same $V_{\rm DD}$. Fig. 13(d) shows that although the improvement of operation speed requires the loss of power consumption, the increment of operating frequency is higher than the degradation of power consumption. Thus, the structure with smaller $L_{\rm spH}K$ can obtain better performance at the circuit level. The solution with $L_{\rm spH}K=1$ nm and $L_{\rm SD}=10$ nm is proved to own the best performance, although the interconnection capacitance is slightly increased. Compared to the 5 nm node, the power consumption of RO reduces by 48% and the speed improves by 24%.

For the remaining four cases, the optimized PPA characteristics are also investigated, as shown in Fig. 14. Each case has an optimized combination that satisfies the scaling requirement from 5 to 3 nm technology node. For example, the case with




Fig. 15. Power-frequency characteristics comparison of other logic gate circuits between 5 and 3 nm in $L_{\rm spLK}-L_{\rm SD}$ tradeoff case. (a) Inverter. (b) NAND2. (c) NOR2. (d) XOR2. (e) DFF. (f) 6T-SRAM. Here the sum of $L_{\rm spLK}$ and $L_{\rm SD}$ is fixed as 13.5 nm.

 $L_{\rm g}=13$ nm and $L_{\rm SD}=10.5$ nm owns a 26% improvement of operation speed and 48% decrement of power. To make the proposed method trustworthy, taking the tradeoff between $L_{\rm spL}K$ and $L_{\rm SD}$ as an example, the evaluations of other logic gate circuits are also carried out from 5 to 3 nm technology nodes including INV, NAND2, NOR2, XOR2, D flip-flop (DFF), and 6T-static random access memory (SRAM). As shown in Fig. 15, it can be found that a tradeoff between frequency (delay) and power exists, and a smaller $L_{\rm spL}K$ represents a better performance, i.e., a lower power at a fixed delay. Compared to the 5 nm technology node, the cases with $L_{\rm spL}K$ = 3.5 and 4 nm at 3 nm node satisfy the scaling requirement, i.e., the power decreases over 40% at a fixed delay, and the delay decrease over 20% and at fixed power.

IV. CONCLUSION

In this article, we proposed the improved DTCO flow that combined the FEOL CM and parasitic RC of MEOL and BEOL for 3 nm GAA-NSFET. The electronic characteristics of the FEOL were described based on the BSIM-CMG. The netlist of the interconnection parasitic capacitance was extracted toward the layout and process flow. The repetitive contact capacitance in FEOL CM and capacitance netlist was extracted and de-embedded. The equivalent parasitic resistance of BEOL was extracted by the proposed equivalent simulation method. Subsequently, considering the limitation of CGP and the influence of the structural dimensions on the process, the tradeoff optimization of the NSFET structural dimensions was explored by the proposed DTCO flow. Taking RO as the benchmarking circuit, the best NSFET structure has achieved a 46% reduction in area, a 48% reduction in power consumption, and a 26% increase in frequency.

REFERENCES

- R. Lee et al., "Vertically-stacked Si_{0.2}Ge_{0.8} nanosheet tunnel FET with 70 mV/dec average subthreshold swing," *IEEE Electron Device Lett.*, vol. 42, no. 7, pp. 962–965, Jul. 2021.
- [2] U. K. Das and M. M. Hussain, "Benchmarking silicon FinFET with the carbon nanotube and 2D-FETs for advanced node CMOS logic application," *IEEE Trans. Electron Devices*, vol. 68, no. 7, pp. 3643–3648, Jul. 2021.
- Y. Yao, Y. Sun, X. Li, Y. Shi, and Z. Liu, "Novel reconfigurable field-effect transistor with asymmetric spacer engineering at drain side," *IEEE Trans. Electron Devices*, vol. 67, no. 2, pp. 751–757, Feb. 2020.
 W.-L. Sung and Y. Li, "Characteristics of stacked gate-all-around Si
- [4] W.-L. Sung and Y. Li, "Characteristics of stacked gate-all-around Si nanosheet MOSFETs with metal sidewall source/drain and their impacts on CMOS circuit properties," *IEEE Trans. Electron Devices*, vol. 68, no. 6, pp. 3124–3128, Jun. 2021.
- [5] R. Liu, X. Li, Y. Sun, and Y. Shi, "A vertical combo spacer to optimize electrothermal characteristics of 7-nm nanosheet gate-all-around transistor," *IEEE Trans. Electron Devices*, vol. 67, no. 6, pp. 2249–2254, Jun. 2020.
- [6] M. Wang, Y. Sun, X. Li, Y. Shi, S. Hu, E. Shang, and S. Chen, "Design technology co-optimization for 3 nm gate-all-around nanosheet FETs," in *Proc. IEEE 15th Int. Conf. Solid-State Integr. Circuit Technol.* (ICSICT), Kunming, China, Nov. 2020, pp. 1–3.
- [7] L. Gerrer et al., "Accurate simulation of transistor-level variability for the purposes of TCAD-based device-technology cooptimization," *IEEE Trans. Electron Devices*, vol. 62, no. 6, pp. 1739–1745, Jun. 2015.
- [8] C.-K. Cheng, C.-T. Ho, D. Lee, B. Lin, and D. Park, "Complementary-FET (CFET) standard cell synthesis framework for design and system technology co-optimization using SMT," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 29, no. 6, pp. 1178–1191, Jun. 2021.
- [9] L. P. Tatum, U. Sikder, and T.-J.-K. Liu, "Design technology cooptimization for back-end-of-line nonvolatile NEM switch arrays," *IEEE Trans. Electron Devices*, vol. 68, no. 4, pp. 1471–1477, Apr. 2021.
- [10] M. G. Bardon et al., "DTCO including sustainability: Power-performance-area-cost-environmental score (PPACE) analysis for logic technologies," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2020, pp. 41.4.1–41.4.
- [11] V. Moroz et al., "DTCO launches Moore's law over the feature scaling wall," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2020, pp. 41.1.1–41.1.4.
- [12] H.-L. Chang, Y. Ma, and Z. Liu, "Enabling efficient design-technology interaction by spec-driven extraction flow," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2020, pp. 41.5.1–41.5.4.

- [13] Z. Zhang et al., "New-generation design-technology co-optimization (DTCO): Machine-learning assisted modeling framework," in Proc. Silicon Nanoelectron. Workshop (SNW), Kyoto, Japan, Jun. 2019, pp. 1–2.
- [14] A. Asenov, K. El Sayed, R. Borges, P. Asenov, C. Millar, and T. Ma, "TCAD based design-technology co-optimisations in advanced technology nodes," in *Proc. Int. Symp. VLSI Design, Automat. Test (VLSI-DAT)*, Apr. 2017, pp. 1–2.
- [15] A. Asenov et al., "Variability aware simulation based design- technology cooptimization (DTCO) flow in 14 nm FinFET/SRAM cooptimization," *IEEE Trans. Electron Devices*, vol. 62, no. 6, pp. 1682–1690, Jun. 2015.
- [16] X. Wang et al., "Process informed accurate compact modelling of 14-nm FinFET variability and application to statistical 6T-SRAM simulations," in *Proc. Int. Conf. Simulation Semiconductor Processes Devices (SIS-PAD)*, Nuremberg, Germany, 2016, pp. 303–306.
- [17] M. G. Bardon et al., "Extreme scaling enabled by 5 tracks cells: Holistic design-device co-optimization for FinFETs and lateral nanowires," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2016, pp. 28.2.1–28.2.4.
- [18] D. Yakimets et al., "Lateral versus vertical gate-all-around FETs for beyond 7 nm technologies," in Proc. 72nd Device Res. Conf., Santa Barbara, CA, USA, Jun. 2014, pp. 133–134.
- [19] A. Veloso et al., "Nanowire & nanosheet FETs for ultra-scaled, high-density logic and memory applications," Solid-State Electron., vol. 168, Jun. 2020, Art. no. 107736.
- [20] D. Yakimets et al., "Power aware FinFET and lateral nanosheet FET targeting for 3 nm CMOS technology," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2017, pp. 20.4.1–20.4.4.
- [21] N. S. Nagaraj et al., "BEOL variability and impact on RC extraction," in Proc. 42nd Design Automat. Conf., Anaheim, CA, USA, Jun. 2005, pp. 758–759.
- [22] Sentaurus TCAD User's Manual, Synopsys, Mountain View, CA, USA, 2018.
- [23] N. Loubet et al., "Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET," in Proc. Symp. VLSI Technol., Kyoto, Japan, 2017, pp. T230–T231.
- [24] M. G. Bardon et al., "Power-performance trade-offs for lateral nanosheets on ultra-scaled standard cells," in Proc. IEEE Symp. VLSI Technol., Honolulu, HI, USA, Jun. 2018, pp. 143–144.
- [25] A. B. Sachid, M. Chen, and C. Hu, "FinFET with high-k spacers for improved drive current," *IEEE Electron Device Lett.*, vol. 37, no. 7, pp. 835–838, May 2016.
- [26] H. Ko, J. Jeon, M. Kang, and H. Shin, "Device investigation of nanoplate transistor with spacer materials," *IEEE Trans. Electron Devices*, vol. 66, no. 1, pp. 766–770, Jan. 2019.