## Proximity Alarm System FPGA VHDL

Tomin Mattam

Figure 1: RTL View




Figure 2: Timing Analysis and Fmax Summary




Figure 3: Warning Messages

| Tvpe     | ID Message  |         |
|----------|---|---------|
| <b>A</b> | 18236 Number of processors has not been specified which may cause overloading on shared machines.     | Set the |
|          | 332174 Ignored filter at top_level.sdc(9): ADC_CLK_10 could not be matched with a port                |         |
|          | 332049 Ignored create_clock at top_level.sdc(9): Argument <targets> is an empty collection</targets>  |         |
|          |   |         |
|          | 332174 Ignored filter at top_level.sdc(11): MAX10_CLK2_50 could not be matched with a port            |         |
|          | 332049 Ignored create_clock at top_level.sdc(11): Argument <targets> is an empty collection</targets> |         |
| <b>A</b> | 334000 Timing characteristics of device 10M50DAF484C6GES are preliminary                              |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |
|          |   |         |

Figure 4: Top Level Simulation 1 at 24.64 cm




Figure 5: Top Level Simulation 2 at 7.24 cm




Figure 6: Top Level Simulation 3 at 66.74 cm




Figure 7: Pulse Width Modulation Varying Duty Cycle used for LEDR Module




Figure 8: Pulse Width Modulation Half Duty Cycle used for Buzzer and Display Modules

