COMPUTER STRUCTURE (II)

Computer Architecture and Operating Systems

Instruction set

Instruction types

- Addressing modes

Instruction types

Data movement instructions

- Arithmetic and logical instructions

Control flow instruction

Control flow instructions

Unconditional jump: jmp address PC <- address

Conditional jump: jne offset (jge, jg, je, jle, jl, jc, ...) PC <- (PC) + offset


Usually, offset is a 8 bit value


Jumps with return

RISC-V


Conditional jump: beq rs1, rs2, imm


bne, blt, bge, ...







	_
0200H	MOV AX, 25
0202H	ADD AX, 15
0204H	MOV BX, 40
0206H	ADD AX, BX
0208H	CALL RUTINA
020AH	CMP AX, 100
020CH	JE 6
020EH	
0210H	
0212H	
0214H	CALL RUTINA
0216H	








The computer





0200H MOV AX, 25 0202H ADD AX, 15 0204H MOV BX, 40 ADD AX, BX 0206H CALL RUTINA 0208H CMP AX, 100 020AH JE 6 020CH 020EH 0210H 0212H **CALL RUTINA** 0214H 0216H

RUTINA	0320H	
	0322H	
	0324H	MOV AX, 34
	0326H	ADD AX,[VALOR]
	0328H	
	032AH	CALL RUTINA2
	032CH	
	032EH	CMP AX, 100
	0330H	
	0332H	
	0334H	RET

RUTINA2	0440H	
	0442H	
	0444H	
	0446H	MOV AX, 25
	0448H	SUB AX, BX
	044AH	
	044CH	
	044EH	
	0450H	
	0452H	
	0454H	RET

0200H MOV AX, 25 0202H ADD AX, 15 0204H MOV BX, 40 ADD AX, BX 0206H CALL RUTINA 0208H CMP AX, 100 020AH JE 6 020CH 020EH 0210H 0212H **CALL RUTINA** 0214H 0216H

RUTINA	0320H	PUSH AX
	0322H	PUSH BX
	0324H	MOV AX, 34
	0326H	ADD AX,[VALOR]
	0328H	
	032AH	CALL RUTINA2
	032CH	
	032CH 032EH	CMP AX, 100
		CMP AX, 100 POP BX
	032EH	
	032EH 0330H	POP BX

RUTINA2	0440H	PUSH AX
	0442H	PUSH BX
	0444H	
	0446H	MOV AX, 25
	0448H	SUB AX, BX
	044AH	
	044CH	
	044EH	
	0450H	POP BX
	0452H	POP AX
	0454H	RET

Instruction types

- Data movement instructions
 - PUSH: Store at stack
 - POP: Retrieve from stack

- LEA: Load Effective Address

LEA BX, [VALUE]

Instruction set

- Instruction types
 - Programming

- Addressing modes

- Data structures
- Programming

Instruction format


Addressing modes

- Operand types
 - Immediates

MOV AX, 123FH LDA #32


- Registers
- Memory

Addressing modes - Direct addressing



Direct addressing

```
int A[8], B[8], C[8];
int i;
for(i=0; i<8; i++) {
   C[i] = A[i] + B[i]
}</pre>
```



Direct addressing

MOV EAX, [0000H]

ADD EAX, [0020H]


MOV [0040], EAX

MOV EAX, [0004H]

ADD EAX, [0024H]

MOV [0044], EAX

. . .



Addressing mode???

MOV ESI, 0

BUCLE: MOV EAX, [A+ESI]


ADD EAX, [B+ESI]

MOV [C+ESI], EAX


ADD ESI, 4

CMP ESI, 32


JL BUCLE




Addressing modes - Indexed addressing



The computer



Addressing modes - Base register addressing



Base register addressing

LEA EBX, [A]

BUCLE: MOV EAX, [EBX+0]


ADD EAX, [EBX+20H]

MOV [EBX+40H], EAX


ADD EBX, 4

CMP EBX, 32


JL BUCLE




Addressing modes - PC relative addressing



Addressing modes - Register indirect addressing



Addressing modes - Memory indirect addressing



Addressing modes

Operand types:

- Immediates
- Registers
- Memory
 - Direct
 - Indexed
 - Base register
 - PC relative
 - Register indirect
 - Memory indirect

We have an array of 20 elements of integer type of 32 bits. The array starts at the logic address called Vector. Fill the gaps in the assembler code on which we have in the **Vegades** variable the number of times that the value stored in variable **Valor** is found.

Valor = 33

12 **33** 56 15 **33** 67 23 23 89 **33** 19 87 **33** 11 56 **33** 98 23 88 12

Vegades = 5

We have an array of 20 elements of integer type of 32 bits. The array starts at the logic address called Vector. Fill the gaps in the assembler code on which we have in the **Vegades** variable the number of times that the value stored in variable **Valor** is found.

Valor = 33

INI: MOV ESI, 0 MOV , 0 MOV EAX, BUCLE: CMP ESI. FΙ CMP EAX, JNE SEG INC SEG: ADD ESI, BUCLE FI: MOV , EBX

12 **33** 56 15 **33** 67 23 23 89 **33** 19 87 **33** 11 56 **33** 98 23 88 12

Vegades = 5

```
INI:
       MOV ESI, 0
       MOV EBX, 0
       MOV EAX, [Valor]
BUCLE: CMP ESI, 80
       JGE FI
       CMP EAX, _Vector[ESI]_
       JNE SEG
       INC EBX
       ADD ESI, 4
SEG:
       JMP BUCLE
FI:
       MOV [Vegades], EBX
```

Valor = 33

12 **33** 56 15 **33** 67 23 23 89 **33** 19 87 **33** 11 56 **33** 98 23 88 12

Vegades = 5

Having this piece of code:

- 1. 0200 MOV A, (2) 2. 0201 ADD A, #4

- 5. 0204 MOV (1), X 6. 0205 MOV A, 1[X]

Where addressing modes are:

n => Direct

#n => Immediate

n[X] => Indexed

(n) => Indirect

Show in the next table register and memory positions evolution, indicating changing values.

	Regis	stres			10	emòria					
INSTRUCCIÓ	Α	Х	0	1	2	3	4	5	6	7	8
INSTRUCCIO	0	1	6	5	4	5	3	9	2	1	7
MOV A, (2)									ta sa		
ADD A, #4											
MOV 6, A											
SUB A, 3[X]	650										
MOV (1), X											
MOV A, 1[X]					A Code						

Having this piece of code:

- 1. 0200 MOV A, (2) 2. 0201 ADD A, #4

- 5. 0204 MOV (1), X 6. 0205 MOV A, 1[X]

Where addressing modes are:

n => Direct

#n => Immediate

n[X] => Indexed

(n) => Indirect

Show in the next table register and memory positions evolution, indicating changing values.

	Regis	stres		Memòria									
INSTRUCCIÓ	Α	Х	0	1	2	3	4	5	6	7	8		
INSTRUCCIO	0	1	6	5	4	5	3	9	2	1	7		
MOV A, (2)	3						Rd		is a				
ADD A, #4	7												
MOV 6, A									7				
SUB A, 3[X]	4						Rd						
MOV (1), X				Rd				1					
MOV A, 1[X]	4				Rd								

	Regis	tres				mòria							
INSTRUCCIÓ	Α	Α	Α	Х	0	1	2	3	4	5	6	7	8
INSTRUCCIO	0	1	6	5	4	5	3	9	2	1	7		
MOV A, (2)	3						Rd	:	de la	8			
ADD A, #4	7												
MOV 6, A									7				
SUB A, 3[X]	4						Rd						
MOV (1), X				Rd				1					
MOV A, 1[X]	4				Rd								

COMPUTER STRUCTURE (II)

Computer Architecture and Operating Systems