# COMPUTER STRUCTURE (I)

Computer Architecture and Operating Systems

### Content


- Computer
  - Conceptual view of a computer
  - Computer structure

- Instructions

# What we are going to see is...

- What is a computer
- How a computer can be used and tools that can be useful.
- Know how a computer works and levels that are available on which we can work.
- Understand connection and dependence between levels

### Conceptual view of a computer system



# System examples
















# Computer structure






# Memory

- Composed by cells that can store 1 BIT
- Positional organized, usually in 8 BITs (1 BYTE)
- Each position is identified by one address
- Addresses are composed by groups of 0s and 1s
- Memory position content is a group of 0s and 1s
- Content of memory can be data or instructions
- Memory positions can be read (retrieving information) or write (storing information)





# The processor

- Program counter (PC): It holds the address where next instruction which is to be executed, is stored.
- Instruction Register (IR): It holds the instruction which is executing.
- **Control Unit (CU)**: It directs the operation of the processor. A CU typically uses a binary decoder to convert coded instructions into timing and control signals that direct the operation of the other units (memory, arithmetic logic unit and input and output devices, etc.).


# Machine cycle


 A machine cycle consists of the steps that a computer's processor executes whenever it receives a machine language instruction.

 It is the most basic CPU operation, and modern CPUs are able to perform millions of machine cycles per second

# Steps of a machine cycle

- **Fetch**: The control unit requests instructions from the main memory that is stored at a memory's location as indicated by the program counter (instruction counter)
- Decode: Received instructions are decoded in the instruction register. This involves breaking the operand field into its components based on the instruction's operation code (opcode)
- Execute: This involves the instruction's opcode as it specifies the CPU operation required. The program counter indicates the instruction sequence for computer. These instructions are arranged into the instructions register and as each are executed, it increments the program counter so that the next instruction is stored in memory. Appropriate circuitry is then activated to perform the requested task. As soon as instructions have been executed, it restarts the machine cycle that begins the fetch step.







# Computer

#### Cycle:

- Instruction fetch:
  - Send the address stored in PC
  - Memory content read
  - Getting instruction and store it in IR
  - Update increase the value of PC by 1
- Instruction decode




#### Instructions



There are instruction sets with 1, 2 or 3 operands

Operands can be:

- Immediate
- Register
- Memory address



# Computer

#### Cycle:


- Instruction fetch:
  - Send the address stored in PC
  - Memory content read
  - Getting instruction and store it in IR
  - Update increase the value of PC by 1
- Instruction decode
- Instruction execution

# C program

```
#include stdio.h
int A, B, C; ————— Variable declaration
main() {
A = 5; Value assignment
B = 7;
C = A + B; — Operation between variables
printf("A + B = %Id"; C);
```

# C program

```
#include stdio.h
int A, B, C; ——— Variable declaration
main() {
A = 5;
 B = 7;
 C = A + B;
 printf("A + B = %Id"; C);
```



Α

A+1

A+2

A+3

В

B+1

B+2

B+3

С

C+1

C+2

C+3

# Variable types

int A;

double B;

char C;

A+1 A+2 A+3 B+1 B+2 B+3 B+4 B+5 B+6 B+7

Α

В

С

# Variable types

int Vector[10];

\	Vector					
Vector[0]	Vector+1					
	Vector+2					
Vector[1]	Vector+3					
	Vector+4					
	Vector+5					
	Vector+6					
	Vector+7					
Vector+8						
Vector[2]	Vector+9					
	Vector+10					
	Vector+11					
Vector[3]	Vector+12					
	Vector+13					
	Vector+14					
	Vector+15					

### Instruction set

Instruction types

- Addressing modes

# Instruction types

Data movement instructions

- Arithmetic and logical instructions

Control flow instruction

#### Data movement instructions

LDA SOURCE

**MOS 6502** 

Imm

Mem

STA DESTINATION Mem

**INTEL x86** 

MOV DESTINATION, SOURCE

Reg, Imm

Reg, Reg

Reg, Mem

Mem, Imm

Mem, Reg

Mem, Mem

**RISC-V** 

LD DESTINATION, SOURCE rd, imm(rs1)

(lb, lw)

SD SOURCE, DESTINATION rs2, imm(rs1)

(sb, sw)

# Arithmetic and logical instructions


Arithmetic operations:

A++;

```
Result <- Operand_1 OP Operand_2

A = B + C;

Result <- OP Operand_1
```



### Arithmetic and logical instructions

MOS 6502 INTEL X86 RISC-V

ADD SOURCE Imm Mem Acc <- (Acc) + (SOURCE)


SUB, ADC, SBB, ... CMP SOURCE ADD DESTINATION, SOURCE DESTINATION <- (DESTINATION) + (SOURCE)

SUB, ADC, SBB, ... CMP Op1, Op2 (Op1 - Op2) OP rd, rs1, rs2 rd <- (rs1) OP (rs2)

ADD rd, rs1, rs2 SUB rd, rs1, rs2

Opi rd, rs1, imm rd <- (rs1) OP imm

ADDI rd, rs1, imm SUBI rd, rs1, imm



### Arithmetic and logical instructions

MOS 6502

ADD SOURCE Imm Mem Acc <- (Acc) + (SOURCE)

SUB, ADC, SBB, ... CMP SOURCE

MDE, DIV

#### **INTEL X86**

ADD DESTINATION, SOURCE DESTINATION <- (DESTINATION) + (SOURCE)

SUB, ADC, SBB, ... CMP Op1, Op2 (Op1 - Op2)

MUL Op1 MUL BX DX:AX <- (AX) \* (BX)

DIV Op1 DIV BX DX:AX/BX Q(AX) i R(DX)

#### RISC-V

OP rd, rs1, rs2 rd <- (rs1) OP (rs2)

ADD rd, rs1, rs2 SUB rd, rs1, rs2

Opi rd, rs1, imm rd <- (rs1) OP imm

ADDI rd, rs1, imm SUBI rd, rs1, imm

# Operate instructions

MOS 6502

**INTEL X86** 

**RISC-V** 

INC SOURCE Mem

Mem <- (Mem) + 1

**DEC SOURCE** Mem Mem <- (Mem) - 1

INX, DEX

INC SOURCE

Mem Reg

SOURCE <- (SOURCE) + 1

DEC SOURCE

Mem

Reg

SOURCE <- (SOURCE) - 1

ADDI rd, rs1, 1

#### Define directive - IA

Directive	Purpose	Storage Space
DB	Define Byte	allocates 1 byte
DW	Define Word	allocates 2 bytes
DD	Define Doubleword	allocates 4 bytes
DQ	Define Quadword	allocates 8 bytes
DT	Define Ten Bytes	allocates 10 bytes

choice DB 'y'
number DW 12345
neg\_number DW -12345
big\_number DQ 123456789
real\_number1 DD 1.234
real\_number2 DQ 123.456

# Intel Registers

There are ten 32-bit and six 16-bit processor registers in IA-32 architecture. The registers are grouped into three categories –

- General registers
- Control registers
- Segment registers

The general registers are further divided into the following groups –

- Data registers

- Pointer registers

- Index registers

32-bit registers	16-bit registers				
31	16 15 8	7 0			
EAX	АН	AL AX Accumulate	or		
EBX	ВН	BL BX Base			
ECX	CH	CL CX Counter			
EDX	DH	DL DX Data			

# Adapt to Intel x86

int A, B, C, D;

A = B + C \* D;

## Adapt to Intel x86

A dd

B dd

C dd

D dd

MOV R1, [C]

MUL R1, [D]

ADD R1, [B]

MOV [A], R1

int A, B, C, D

A = B + C \* D

## Arithmetic and logical instructions

```
Logical operations
 Result <- Op1 OP Op2
     AND EAX, EBX (Bitwise operation)
     OR and XOR
 Result <- OP Operand 1
     NOT EAX
                    (Bitwise operation)
SHL Op1, Imm => Multiply per 2^Imm (SAL)
SHR Op1, Imm => Divide by 2^Imm
                                   (SAR)
```

#### Control flow instructions

Unconditional jump: jmp address PC <- address

Conditional jump: jne offset (jge, jg, je, jle, jl, jc, ...) PC <- (PC) + offset

Usually, offset is a 8 bit value

Jumps with return

#### **RISC-V**

Conditional jump: beq rs1, rs2, imm

bne, blt, bge, ...

## Example

```
int A, B, C;
if(A \ge B)
  C = C + 1;
else
  C = C - 1;
```

```
A dd
B dd
C dd
      MOV R1, [A]
      MOV R2, [B]
      CMP R1, R2
      JL elseif
      INC [C]
      JMP FI
elseif: DEC [C]
fi:
```

## Example

```
int A, B, C, D;
WHILE (A < B) {
  C = C + D;
  A = A + 1;
```

```
A dd
B dd
C dd
D dd
```

```
MOV R1, [A]
MOV R2, [B]
while: CMP R1, R2
JGE endwhile
MOV R3, [D]
ADD [C], R3
INC R1
JMP while
endwhile: MOV [A], R1
```

```
int base, exponent, iter, result;
result = 1;
iter = 1;
while(iter <= exponent) {</pre>
   result = result * base;
   iter++;
```

```
int base, exponent, iter, result;
result = 1;
iter = 1;
while(iter <= exponent) {</pre>
   result = result * base;
   iter++:
```

```
base dd
exponent dd
iter dd 1
result dd 1
        MOV eax, [result]
        MOV esi, [iter]
        MOV ebx, [exponent]
        CMP esi, ebx
bucle:
        JG fin
        MUL eax, [base]
        INC esi
        JMP bucle
```

MOV [result], eax

fin:

Write this code fragment to assembler:

```
While (A < B)
{
    C = C + C;
    A = A + 1;
}
```

## Option 1:

## Opction 2:

```
MOV R1, [A]
                                                            MOV R1, [A]
                                                            MOV R2, [B]
         MOV R2, [B]
2. WHILE: CMP R1, R2
                                                            MOV R3, [C]
3.
         JGE END-WHILE
                                             WHILE:
                                                            CMP R1, R2
         MOV R3, [C]
                                                            JGE END - WHILE
5.
         MOV R4, R3
                                        5.
                                                            ADD R3, R3
         ADD R3, R4
                                                            MOV [C], R3
         MOV [C], R3
                                                            INC R1
8.
         INC R1
                                        8.
                                                            MOV [A], R1
         MOV [A], R1
                                                            JMP WHILE
10.
         JMP WHILE
                                        10. END – WHILE:
```

Store 1 in R1 if content of R2 is greater or equal than R3 content and R4 content is less than R5 content. if the above is not fulfilled, we store 0 in R1.

8. SEGUENT:

```
0. IF: CMP R2, R3
1. JL ELSE
2. CMP R4, R5
3. JGE ELSE
4. MOV R1, 1
5. JMP SEGUENT
6. MOV R1, 0
7. ELSE:
```

# COMPUTER STRUCTURE (I)

Computer Architecture and Operating Systems