


Statement of the Problem

The purpose of this lab is to create a sequential taillight controller. These types of taillight controllers can be found in cars such as the Ford Mustangs. Students will develop a state machine in order to differentiate idle, left, and right signals. They will implement the synchronous state machine into Quartus Lite. It will then be tested using an FPGA board and waveforms.

Description of Solution/Design

Function...	Inputs	Outputs	True	False	DC	PI	Gates	
D[2]-Z[0]	5	9	10, 1...	22, 1...	0, 0, ...	Unmini...	Not mapped	

Term	Q[2]	Q[1]	Q[0]	X[0]	X[1]	=>	D[2]	D[1]	D[0]	Z[5]	Z[4]	Z[3]	Z[2]	Z[1]	Z[0]
0	0	0	0	0	0		0	0	0	0	0	0	0	0	0
1	0	0	0	0	1		0	0	1	0	0	0	0	0	0
2	0	0	0	1	0		1	0	0	0	0	0	0	0	0
3	0	0	0	1	1		1	1	1	0	0	0	0	0	0
4	0	0	1	0	0		0	1	0	0	0	1	0	0	0
5	0	0	1	0	1		0	1	0	0	0	1	0	0	0
6	0	0	1	1	0		0	1	0	0	0	1	0	0	0
7	0	0	1	1	1		0	1	0	0	0	1	0	0	0
8	0	1	0	0	0		0	1	1	0	1	1	0	0	0
9	0	1	0	0	1		0	1	1	0	1	1	0	0	0
10	0	1	0	1	0		0	1	1	0	1	1	0	0	0
11	0	1	0	1	1		0	1	1	0	1	1	0	0	0
12	0	1	1	0	0		0	0	0	1	1	1	0	0	0
13	0	1	1	0	1		0	0	0	1	1	1	0	0	0
14	0	1	1	1	0		0	0	0	1	1	1	0	0	0
15	0	1	1	1	1		0	0	0	1	1	1	0	0	0
16	1	0	0	0	0		1	0	1	0	0	0	1	0	0
17	1	0	0	0	1		1	0	1	0	0	0	1	0	0
18	1	0	0	1	0		1	0	1	0	0	0	1	0	0
19	1	0	0	1	1		1	0	1	0	0	0	1	0	0
20	1	0	1	0	0		1	1	0	0	0	0	1	1	0
21	1	0	1	0	1		1	1	0	0	0	0	1	1	0
22	1	0	1	1	0		1	1	0	0	0	0	1	1	0
23	1	0	1	1	1		1	1	0	0	0	0	1	1	0
24	1	1	0	0	0		0	0	0	0	0	0	1	1	1
25	1	1	0	0	1		0	0	0	0	0	0	1	1	1
26	1	1	0	1	0		0	0	0	0	0	0	1	1	1
27	1	1	0	1	1		0	0	0	0	0	0	1	1	1
28	1	1	1	0	0		0	0	0	1	1	1	1	1	1
29	1	1	1	0	1		0	0	0	1	1	1	1	1	1
30	1	1	1	1	0		0	0	0	1	1	1	1	1	1
31	1	1	1	1	1		0	0	0	1	1	1	1	1	1



D.S.	N.S				Z[5..0]	D.S, D.S			
	X ₁	X ₀							
000 I	00	01	10	11	000 000	000 00	000 000 000		
001 L1	01	00	01	10	001 000	000 01	100 000 000		
010 L2	01	01	00	01	011 000	000 10			
011 L3	01	10	00	00	111 000	000 11			
100 R1	10	00	01	10	000 100				
101 R2	10	01	00	01	000 110				
110 R3	10	10	00	00	000 111				
111 H	11	00	00	00	111 111				

Z output table in the slider

I 000000
 L1 001000
 etc.


Funci...	Inputs	Outputs	True	False	DC	PI	Gates
D[2]-Z[0]	5	9	10, 1...	22, 1...	0, 0, ...	18	Not mapped

Q[2]	Q[1]	Q[0]	X[0]	X[1]	=>	D[2]	D[1]	D[0]	Z[5]	Z[4]	Z[3]	Z[2]	Z[1]	Z[0]
1	0	X	X	X		1								
X	0	0	1	X		1								
X	0	1	X	X				1						
0	1	0	X	X				1						
0	X	0	1	1				1						
0	1	0	X	X					1					
1	0	0	X	X					1					
X	0	0	X	1					1					
X	1	1	X	X						1				
0	1	X	X	X							1			
X	1	1	X	X								1		
0	1	X	X	X									1	
0	X	1	X	X										1
X	1	1	X	X										
1	X	X	X	X										
1	1	X	X	X										
1	X	1	X	X										
1	1	X	X	X										

Entered by truth table:


$$\begin{aligned}
D[2] &= Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1] \\
D[1] &= Q[2]' Q[1]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1] + Q[2]' Q[1]' Q[0]' X[0] X[1]' \\
D[0] &= Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' \\
Z[5] &= Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' \\
Z[4] &= Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' \\
Z[3] &= Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' \\
Z[2] &= Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' \\
Z[1] &= Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' \\
Z[0] &= Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]' + Q[2]' Q[1]' Q[0]' X[0] X[1]'
\end{aligned}$$

Minimized:

$$\begin{aligned}
D[2] &= Q[2] Q[1]' + Q[1]' Q[0]' X[0] ; \\
D[1] &= Q[1]' Q[0]' + Q[2]' Q[1] Q[0]' + Q[2]' Q[0]' X[0] X[1] ; \\
D[0] &= Q[2]' Q[1] Q[0]' + Q[2] Q[1]' Q[0]' + Q[1]' Q[0]' X[1] ; \\
Z[5] &= Q[1] Q[0] ; \\
Z[4] &= Q[2]' Q[1] + Q[1] Q[0] ; \\
Z[3] &= Q[2]' Q[1] + Q[2]' Q[0] + Q[1] Q[0] ; \\
Z[2] &= Q[2] ; \\
Z[1] &= Q[2] Q[1] + Q[2] Q[0] ; \\
Z[0] &= Q[2] Q[1] ;
\end{aligned}$$


The schematic makes use of feedback, clock divider, 2x1 multiplex, and a D-flipflop. The Input variables include the CLK, CLR, CLK_SEL, and X[1..0]. The

Results and Testing



Conclusion

In conclusion, we can use Quartus Lite to implement a synchronous state machine. We can develop a synchronous state machine to create a sequential taillight controller. We can test our schematic to see the results on a waveform. We can finally implement our code on an FPGA board.