Chapter 4

The Processor


Fall 2018

Soontae Kim
School of Computing, KAIST

Announcement

- Midterm exam
 - Place: this classroom
 - When: 16:00PM ~ 18:00PM on Oct. 16 (Tue.)
 - Coverage: all lecture notes and materials covered in class

Full Datapath



ALU Control

ALU used for

Load/Store: F = add

Branch: F = subtract

R-type: F depends on funct field

ALU control	Function				
0000	AND				
0001	OR				
0010	add				
0110	subtract				
0111	set-on-less-than				
1100	NOR				

ALU Control

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control


opcode	ALUOp	Operation	funct	ALU function	ALU control	
lw	00	load word	XXXXXX	add	0010	
SW	00	store word	XXXXXX	XXXXXX add		
beq	01	branch equal	XXXXXX	subtract	0110	
R-type	10	add	100000	add	0010	
		subtract AND		subtract	0110	
				AND	0000	
		OR	100101	OR	0001	
		set-on-less-than	101010	set-on-less-than	0111	

The Main Control Unit

Control signals derived from instruction

R-type	0	rs	rt	rd		shai	mt	funct
	31:26	25:21	20:16	15:11		10:6		5:0
Load/ Store	35 or 43	rs	rt	address				
Otoro	31:26	25:21	20:16			1	5:0	<u> </u>
Branch	4	rs	rt			add	ress	
	31:26	25:21	20:16		15:0			\uparrow
				'	\ <u> </u>		_	
	opcode	always	read,			e for		sign-extend
		read	except for load		•	ype load		and add


Datapath With Control






R-Type Instruction

]	Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
	R-Format	1	0	0	- 1	0	0	0	1	0
	lw	0	1	1	1	1	0	0	0	0
_	sw	X	1	X	0	0	1	0	0	0
·	beg	X	0	X	0	0	0	1	0	1




Load Instruction

Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
R-Format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beg	X	0	X	0	0	0	1	0	1




Branch-on-Equal Instruction

]	Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
j	R-Format	1	0	0	1	0	0	0	1	0
_	lw	0	1	1	1	1	0	0	0	0
_	sw	X	1	X	0	0	1	0	0	0
	beg	X	0	X	0	0	0	1	0	1




Implementing Jumps



- Jump uses word address
- Update PC with concatenation of
 - Top 4 bits of old PC
 - 26-bit jump address
 - **00**
- Need an extra control signal decoded from opcode

Datapath With Jumps Added





Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary clock period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining