Skip to content
This repository
tree: e981fde9b7
Fetching contributors…

Cannot retrieve contributors at this time

file 504 lines (469 sloc) 13.22 kb
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504
/*
* UAE - The Un*x Amiga Emulator
*
* A4000T NCR 53C710 SCSI (nothing done yet)
*
* (c) 2007 Toni Wilen
*/

#define NCR_LOG 1
#define NCR_DEBUG 1

#include "sysconfig.h"
#include "sysdeps.h"

#include "options.h"
#include "uae.h"
#include "memory.h"
#include "rommgr.h"
#include "custom.h"
#include "newcpu.h"
#include "ncr_scsi.h"
#include "zfile.h"

#define NCRNAME _T("NCR53C710")
#define NCR_REGS 0x40

#define ROM_VECTOR 0x0200
#define ROM_OFFSET 0x0000
#define ROM_SIZE 32768
#define ROM_MASK (ROM_SIZE - 1)
#define BOARD_SIZE 16777216

static uae_u8 *rom;
static int board_mask;
static int configured;
static uae_u8 acmemory[100];

static uae_u8 ncrregs[NCR_REGS];

struct ncrscsi {
TCHAR *name;
int be, le;
};

static struct ncrscsi regsinfo[] =
{
_T("SCNTL0"), 0, 3,
_T("SCNTL1"), 1, 2,
_T("SDID"), 2, 1,
_T("SIEN"), 3, 0,
_T("SCID"), 4, 7,
_T("SXFER"), 5, 6,
_T("SODL"), 6, 5,
_T("SOCL"), 7, 4,
_T("SFBR"), 8, 11,
_T("SIDL"), 9, 10,
_T("SBDL"), 10, -1,
_T("SBCL"), 11, 8,
_T("DSTAT"), 12, 15,
_T("SSTAT0"), 13, 14,
_T("SSTAT1"), 14, 13,
_T("SSTAT2"), 15, 12,
_T("DSA0"), 16, 19,
_T("DSA1"), 17, 18,
_T("DSA2"), 18, 17,
_T("DSA3"), 19, 16,
_T("CTEST0"), 20, 23,
_T("CTEST1"), 21, 22,
_T("CTEST2"), 22, 21,
_T("CTEST3"), 23, 20,
_T("CTEST4"), 24, 27,
_T("CTEST5"), 25, 26,
_T("CTEST6"), 26, 25,
_T("CTEST7"), 27, 24,
_T("TEMP0"), 28, 31,
_T("TEMP1"), 29, 30,
_T("TEMP2"), 30, 29,
_T("TEMP3"), 31, 28,
_T("DFIFO"), 32, 35,
_T("ISTAT"), 33, 34,
_T("CTEST8"), 34, 33,
_T("LCRC"), 35, 32,
_T("DBC0"), 36, 39,
_T("DBC1"), 37, 38,
_T("DBC2"), 38, 37,
_T("DCMD"), 39, 36,
_T("DNAD0"), 40, 43,
_T("DNAD1"), 41, 42,
_T("DNAD2"), 42, 41,
_T("DNAD3"), 43, 40,
_T("DSP0"), 44, 47,
_T("DSP1"), 45, 46,
_T("DSP2"), 46, 45,
_T("DSP3"), 47, 44,
_T("DSPS0"), 48, 51,
_T("DSPS1"), 49, 50,
_T("DSPS2"), 50, 49,
_T("DSPS3"), 51, 48,
_T("SCRATCH0"), 52, 55,
_T("SCRATCH1"), 53, 54,
_T("SCRATCH2"), 54, 53,
_T("SCRATCH3"), 55, 52,
_T("DMODE"), 56, 59,
_T("DIEN"), 57, 58,
_T("DWT"), 58, 57,
_T("DCNTL"), 59, 56,
_T("ADDER0"), 60, 63,
_T("ADDER1"), 61, 62,
_T("ADDER2"), 62, 61,
_T("ADDER3"), 63, 60,
NULL
};

static TCHAR *regname (uaecptr addr)
{
int i;

for (i = 0; regsinfo[i].name; i++) {
if (regsinfo[i].le == addr)
return regsinfo[i].name;
}
return _T("?");
}

#define SCNTL0_REG 0x03
#define FULL_ARBITRATION 0xc0
#define PARITY 0x08
#define ENABLE_PARITY 0x04
#define AUTO_ATN 0x02
#define SCNTL1_REG 0x02
#define SLOW_BUS 0x80
#define ENABLE_SELECT 0x20
#define ASSERT_RST 0x08
#define ASSERT_EVEN_PARITY 0x04
#define SDID_REG 0x01
#define SIEN_REG 0x00
#define PHASE_MM_INT 0x80
#define FUNC_COMP_INT 0x40
#define SEL_TIMEOUT_INT 0x20
#define SELECT_INT 0x10
#define GROSS_ERR_INT 0x08
#define UX_DISC_INT 0x04
#define RST_INT 0x02
#define PAR_ERR_INT 0x01
#define SCID_REG 0x07
#define SXFER_REG 0x06
#define ASYNC_OPERATION 0x00
#define SODL_REG 0x05
#define SOCL_REG 0x04
#define SFBR_REG 0x0b
#define SIDL_REG 0x0a
#define SBDL_REG 0x0a
#define SBCL_REG 0x08
#define SBCL_IO 0x01
#define SYNC_DIV_AS_ASYNC 0x00
#define SYNC_DIV_1_0 0x01
#define SYNC_DIV_1_5 0x02
#define SYNC_DIV_2_0 0x03
#define DSTAT_REG 0x0e
#define ILGL_INST_DETECTED 0x01
#define WATCH_DOG_INTERRUPT 0x02
#define SCRIPT_INT_RECEIVED 0x04
#define ABORTED 0x10
#define SSTAT0_REG 0x0e
#define PARITY_ERROR 0x01
#define SCSI_RESET_DETECTED 0x02
#define UNEXPECTED_DISCONNECT 0x04
#define SCSI_GROSS_ERROR 0x08
#define SELECTED 0x10
#define SELECTION_TIMEOUT 0x20
#define FUNCTION_COMPLETE 0x40
#define PHASE_MISMATCH 0x80
#define SSTAT1_REG 0x0d
#define SIDL_REG_FULL 0x80
#define SODR_REG_FULL 0x40
#define SODL_REG_FULL 0x20
#define SSTAT2_REG 0x0c
#define CTEST0_REG 0x17
#define BTB_TIMER_DISABLE 0x40
#define CTEST1_REG 0x16
#define CTEST2_REG 0x15
#define CTEST3_REG 0x14
#define CTEST4_REG 0x1b
#define DISABLE_FIFO 0x00
#define SLBE 0x10
#define SFWR 0x08
#define BYTE_LANE0 0x04
#define BYTE_LANE1 0x05
#define BYTE_LANE2 0x06
#define BYTE_LANE3 0x07
#define SCSI_ZMODE 0x20
#define ZMODE 0x40
#define CTEST5_REG 0x1a
#define MASTER_CONTROL 0x10
#define DMA_DIRECTION 0x08
#define CTEST7_REG 0x18
#define BURST_DISABLE 0x80 /* 710 only */
#define SEL_TIMEOUT_DISABLE 0x10 /* 710 only */
#define DFP 0x08
#define EVP 0x04
#define DIFF 0x01
#define CTEST6_REG 0x19
#define TEMP_REG 0x1C
#define DFIFO_REG 0x20
#define FLUSH_DMA_FIFO 0x80
#define CLR_FIFO 0x40
#define ISTAT_REG 0x22
#define ABORT_OPERATION 0x80
#define SOFTWARE_RESET_710 0x40
#define DMA_INT_PENDING 0x01
#define SCSI_INT_PENDING 0x02
#define CONNECTED 0x08
#define CTEST8_REG 0x21
#define LAST_DIS_ENBL 0x01
#define SHORTEN_FILTERING 0x04
#define ENABLE_ACTIVE_NEGATION 0x10
#define GENERATE_RECEIVE_PARITY 0x20
#define CLR_FIFO_710 0x04
#define FLUSH_DMA_FIFO_710 0x08
#define LCRC_REG 0x20
#define DBC_REG 0x25
#define DCMD_REG 0x24
#define DNAD_REG 0x28
#define DIEN_REG 0x3a
#define BUS_FAULT 0x20
#define ABORT_INT 0x10
#define INT_INST_INT 0x04
#define WD_INT 0x02
#define ILGL_INST_INT 0x01
#define DCNTL_REG 0x38
#define SOFTWARE_RESET 0x01
#define COMPAT_700_MODE 0x01
#define SCRPTS_16BITS 0x20
#define ASYNC_DIV_2_0 0x00
#define ASYNC_DIV_1_5 0x40
#define ASYNC_DIV_1_0 0x80
#define ASYNC_DIV_3_0 0xc0
#define DMODE_710_REG 0x3b
#define DMODE_700_REG 0x34
#define BURST_LENGTH_1 0x00
#define BURST_LENGTH_2 0x40
#define BURST_LENGTH_4 0x80
#define BURST_LENGTH_8 0xC0
#define DMODE_FC1 0x10
#define DMODE_FC2 0x20
#define BW16 32
#define MODE_286 16
#define IO_XFER 8
#define FIXED_ADDR 4

static void INT2(void)
{
if (ncrregs[SIEN_REG] == 0)
return;
INTREQ (0x8000 | 0x0008);
write_log (_T("IRQ\n"));
}


static uae_u8 read_rombyte (uaecptr addr)
{
uae_u8 v = rom[addr];
//write_log (_T("%08X = %02X PC=%08X\n"), addr, v, M68K_GETPC);
return v;
}

void ncr_bput2 (uaecptr addr, uae_u32 val)
{
uae_u32 v = val;
addr &= board_mask;
if (addr >= NCR_REGS)
return;
switch (addr)
{
case ISTAT_REG:
if (val & 0x80)
val |= 1;
val &= ~0x80;
INT2();
break;
}
write_log (_T("%s write %04X (%s) = %02X PC=%08X\n"), NCRNAME, addr, regname(addr), v & 0xff, M68K_GETPC);
ncrregs[addr] = val;
}

uae_u32 ncr_bget2 (uaecptr addr)
{
uae_u32 v = 0, v2;

addr &= board_mask;
if (rom && addr >= ROM_VECTOR && addr >= ROM_OFFSET)
return read_rombyte (addr);
if (addr >= NCR_REGS)
return v;
v2 = v = ncrregs[addr];
switch (addr)
{
case ISTAT_REG:
v2 &= ~3;
break;
case SSTAT2_REG:
v &= ~7;
v |= ncrregs[SBCL_REG] & 7;
break;
case CTEST8_REG:
v &= 0x0f; // revision 0
break;
}
write_log (_T("%s read %04X (%s) = %02X PC=%08X\n"), NCRNAME, addr, regname(addr), v, M68K_GETPC);
if (v2 != v)
ncrregs[addr] = v2;
return v;
}

extern addrbank ncr_bank;

static uae_u32 REGPARAM2 ncr_lget (uaecptr addr)
{
uae_u32 v;
#ifdef JIT
special_mem |= S_READ;
#endif
addr &= 65535;
v = (ncr_bget2 (addr) << 24) | (ncr_bget2 (addr + 1) << 16) |
(ncr_bget2 (addr + 2) << 8) | (ncr_bget2 (addr + 3));
#if NCR_DEBUG > 0
if (addr < ROM_VECTOR)
write_log (_T("ncr_lget %08X=%08X PC=%08X\n"), addr, v, M68K_GETPC);
#endif
return v;
}

static uae_u32 REGPARAM2 ncr_wget (uaecptr addr)
{
uae_u32 v;
#ifdef JIT
special_mem |= S_READ;
#endif
addr &= board_mask;
v = (ncr_bget2 (addr) << 8) | ncr_bget2 (addr + 1);
#if NCR_DEBUG > 0
if (addr < ROM_VECTOR)
write_log (_T("ncr_wget %08X=%04X PC=%08X\n"), addr, v, M68K_GETPC);
#endif
return v;
}

static uae_u32 REGPARAM2 ncr_bget (uaecptr addr)
{
uae_u32 v;
#ifdef JIT
special_mem |= S_READ;
#endif
addr &= board_mask;
if (!configured) {
if (addr >= sizeof acmemory)
return 0;
return acmemory[addr];
}
v = ncr_bget2 (addr);
return v;
}

static void REGPARAM2 ncr_lput (uaecptr addr, uae_u32 l)
{
#ifdef JIT
special_mem |= S_WRITE;
#endif
addr &= board_mask;
#if NCR_DEBUG > 0
if (addr < ROM_VECTOR)
write_log (_T("ncr_lput %08X=%08X PC=%08X\n"), addr, l, M68K_GETPC);
#endif
ncr_bput2 (addr, l >> 24);
ncr_bput2 (addr + 1, l >> 16);
ncr_bput2 (addr + 2, l >> 8);
ncr_bput2 (addr + 3, l);
}

static void REGPARAM2 ncr_wput (uaecptr addr, uae_u32 w)
{
#ifdef JIT
special_mem |= S_WRITE;
#endif
w &= 0xffff;
addr &= board_mask;
#if NCR_DEBUG > 0
if (addr < ROM_VECTOR)
write_log (_T("ncr_wput %04X=%04X PC=%08X\n"), addr, w & 65535, M68K_GETPC);
#endif
if (addr == 0x44 && !configured) {
uae_u32 value = (p96ram_start + ((currprefs.rtgmem_size + 0xffffff) & ~0xffffff)) >> 16;
chipmem_wput (regs.regs[11] + 0x20, value);
chipmem_wput (regs.regs[11] + 0x28, value);
map_banks (&ncr_bank, value, BOARD_SIZE >> 16, 0);
write_log (_T("A4091 Z3 autoconfigured at %04X0000\n"), value);
configured = 1;
expamem_next();
return;
}
ncr_bput2 (addr, w >> 8);
ncr_bput2 (addr + 1, w);
}

static void REGPARAM2 ncr_bput (uaecptr addr, uae_u32 b)
{
#ifdef JIT
special_mem |= S_WRITE;
#endif
b &= 0xff;
addr &= board_mask;
if (addr == 0x4c && !configured) {
write_log (_T("A4091 AUTOCONFIG SHUT-UP!\n"));
configured = 1;
expamem_next();
return;
}
if (!configured)
return;
ncr_bput2 (addr, b);
}

addrbank ncr_bank = {
ncr_lget, ncr_wget, ncr_bget,
ncr_lput, ncr_wput, ncr_bput,
default_xlate, default_check, NULL, _T("A4091"),
dummy_lgeti, dummy_wgeti, ABFLAG_IO
};

static void ew (int addr, uae_u32 value)
{
if (addr == 00 || addr == 02 || addr == 0x40 || addr == 0x42) {
acmemory[addr] = (value & 0xf0);
acmemory[addr + 2] = (value & 0x0f) << 4;
} else {
acmemory[addr] = ~(value & 0xf0);
acmemory[addr + 2] = ~((value & 0x0f) << 4);
}
}

void ncr_free (void)
{
}

void ncr_reset (void)
{
board_mask = 131072 - 1;
configured = 0;
if (currprefs.cs_mbdmac == 2) {
board_mask = 65535 - 1;
configured = -1;
}
}

void ncr_init (void)
{
struct zfile *z;
int roms[3];
struct romlist *rl;
int i;

configured = 0;
memset (acmemory, 0xff, 100);
ew (0x00, 0x80 | 0x10 | 0x00);
ew (0x08, 0x80 | 0x20 | 0x10);

/* A4091 hardware id */
ew (0x04, 0x54);
/* commodore's manufacturer id */
ew (0x10, 0x02);
ew (0x14, 0x02);
/* rom vector */
ew (0x28, ROM_VECTOR >> 8);
ew (0x2c, ROM_VECTOR);

ew (0x18, 0x00); /* ser.no. Byte 0 */
ew (0x1c, 0x00); /* ser.no. Byte 1 */
ew (0x20, 0x00); /* ser.no. Byte 2 */
ew (0x24, 0x00); /* ser.no. Byte 3 */

roms[0] = 58;
roms[1] = 57;
roms[2] = -1;

rl = getromlistbyids(roms);
if (rl) {
struct romdata *rd = rl->rd;
z = read_rom (&rd);
if (z) {
write_log (_T("A4091 BOOT ROM %d.%d\n"), rd->ver, rd->rev);
rom = xmalloc (uae_u8, ROM_SIZE * 4);
for (i = 0; i < ROM_SIZE; i++) {
uae_u8 b;
zfile_fread (&b, 1, 1, z);
rom[i * 4 + 0] = b;
rom[i * 4 + 2] = b << 4;
}
zfile_fclose(z);
}
} else {
romwarning (roms);
}
map_banks (&ncr_bank, 0xe80000 >> 16, 65536 >> 16, 0);
}
Something went wrong with that request. Please try again.