

LAB 9 LAKER

TA office : Room 95604 (Chi-Mei Building, 6F)

TEL : 06-2757575 ext. 62400 ext. 2860

DESIGN FLOW



INTRODUCTION

◆ Full-custom Design Flow

- ◆ 電路編輯軟體
 - ◆ Text editor, schematic editor(icfb)
- ◆ 電路模擬軟體
 - ◆ Hspice
- ◆ 佈局編輯軟體
 - ◆ Cadence Virtuoso, Laker
- ◆ 佈局驗證軟體
 - ◆ Calibre

Layout Editor

- Technology File

On-line Check

- DRC

Off-line Check

- LVS

Layout Parasitic Extract

- PEX

Post-layout Simulation




- Hspice

LAKER

- ◆ **ssh -X vlsicad5**
- ◆ **cp -r /home/user2/vlsi17/vlsi1780/Lab9 .**
- ◆ **進入 Lab9 之後解壓縮，開啟Laker之前**
 - ◆ 在終端機輸入 `source /usr/cad/mentor/CIC/calibre.cshrc`
 - ◆ 在終端機輸入 `source /usr/cad/synopsys/CIC/laker.cshrc`
- ◆ **執行Laker**
 - ◆ 輸入 `laker &`

LAKER

- ◆ Create New Library (Library->NEW)
- ◆ Create New Cell (Cell->NEW)




LALER 快捷指令

將Layout table 叫到左邊 : window → layout table → attach left


快捷鍵↵	說明↵	快捷鍵↵	說明 ↵
Shift G↵	叫 NGR/PGR↵	K / shift K↵	尺規/消除尺規↵
Ctrl M↵	叫 PMOS/NMOS↵	M↵	移動↵
A↵	對齊↵	S↵	伸長或縮短↵
A f3↵	設定相距多少↵	R↵	畫圖↵
O↵	叫 CONTACT↵	U↵	復原↵
P f3↵	↵	C↵	複製↵
Q↵	元件內部屬性↵	L↵	打腳位↵
F↵	顯示全圖↵	Shift Z↵	縮小↵
Ctrl Z↵	放大↵	I↵	呼叫元件↵

LAKER – EXAMPLE (1/3): PMOS


◆ SYMBOL



◆ PROCESS




◆ LAYOUT VIEW




LAKER – EXAMPLE (2/3): NMOS


◆ SYMBOL




◆ PROCESS




◆ LAYOUT VIEW




LAKER – EXAMPLE (3/3): INVERTER



Create a contact(CONT)




Create a poly(PO1)




Add a diffusion layer(DIFF)


LAKER – EXAMPLE (3/3): INVERTER



Add P implantation(PIMP)






Create a PMOS
and a NMOS



Create bodies

LAKER – EXAMPLE (3/3): INVERTER

Gate
CONT(0.23 μ m*0.23 μ m)
PO1
ME1



Use metal(ME1) to
connect source and
body



Connect the drains
and gates of two
MosFETs

Add gates

LAKER – EXAMPLE

(3/3): INVERTER


- ◆ Add pin names





LAKER – EXAMPLE (3/3): INVERTER

Pin Name

Pin name should be the same as the pin name in spice document(.sp).




② ABC Create text
Hot key: I



LAKER DESIGN RULE

Term	Explanation
W	Width
L	Length
DIFF	Diffusion (Drain/Source)
PO1	Poly silicon (Gate)
PIMP	P implantation
NIMP	N implantation
NW	N WELL

LAKER DESIGN RULE





LAKER DESIGN RULE

1. PIMP(NIMP)距離
DIFF爲0.1u
2. PIMP距離NIMP爲
0u
3. PIMP距離PIMP爲
0.45u
4. NIMP距離NIMP爲
0.45u
5. POLY超出DIFF距離
爲0.2u
6. MT1距離MT1爲
0.24u
7. MT2距離MT2爲
0.27u
8. DIFF距離DIFF爲
0.3u
9. NWELL距離NWEELL
爲1.6u



DRC CHECK

◆ Verify (Calibre->Run DRC)





DRC CHECK


- ◆ Verify (必須輸入rule.drc檔位置
(cic018->caliber->Calibre_DRC->rule.drc))




DRC CHECK




DRC CHECK



下圖紅色橢圓為 Error Message
描述的錯誤訊息





DRC CHECK




LVS CHECK


◆ Verify (Calibre->Run LVS)




LVS CHECK




注意：
必須輸入rule.drc檔位置
(cic018->calibre->Calibre_LVS
->Rule.lvs)
請注意輸出檔案位置



LVS CHECK





注意：
必須輸入的.sp檔為SCHEMATIC轉
出的.sp檔




LVS CHECK

- ◆ 打開LVS所產生的.sp檔
 - ◆ 確認pin腳位與原設計是否相同



PEX


◆ Verify (Calibre->Run PEX)




注意:

必須輸入rule.drc檔位置
(cic018->calibre->Calibre_PEX
->Rule.rce)


指定路徑下必須含有PEX的rule




PEX



注意：
必須輸入的.sp檔為LVS轉出的.sp檔



PEX



```
PEX Netlist File - inv.pex.netlist
File Edit Options Windows
* File: inv.pex.netlist
* Created: Mon May 17 16:22:12 2010
* Program "Calibre xRC"
* Version "v2008.2_22.20"
*
.include "inv.pex.netlist.pex"
.subckt inverter VIN GND! VDD! VOUT
*
* VOUT VOUT
* VDD! VDD!
* GND! GND!
* VIN VIN
MM1 N VOUT MM1_d N VIN MM1_g N GND! MM1_s N GND! MM1_b N 18 L
+ W=9.5e-07 AD=4.655e-13 AS=4.655e-13 PD=1.93e-06 PS=1.93e-06
MM0 N VOUT MM0_d N VIN MM0_g N VDD! MM0_s N VDD! MM0_b P 18 L
+ W=9.5e-07 AD=4.655e-13 AS=4.655e-13 PD=1.93e-06 PS=1.93e-06
*
.include "inv.pex.netlist.INV.pxi"
*
.ends
*
*
```

PEX

◆ PEX產生的檔案

Three output files

xxx.pex.netlist

xxx.pex.netlist.pex

xxx.pex.netlist.xxx.pxi


testbench.sp裡面，電路最外面的pin腳位名稱跟腳位順序跟"pex.netlist"檔裡的一樣，但電路名稱的順序沒差。

跑postsim的時候，要把下面三個檔案拉出來跟cic018.l以及testbench.sp一起run，反正就是要在同一個資料夾內就是了。


Top circuit (ex : test.pex.netlist)

Subcircuit (ex : test.pex.netlist.pex)

Connection (ex : test.pex.netlist.TEST.pxi)



```
****inverter****
*lib
*****
.protect
.lib 'cic018.l' TT
.unprotect
include 'test.pex.netlist'
*****
.global vdd!
vdd vdd! gnd 1.8v
vin in gnd pulse(0 1.8 in 0.1n 0.1n 10n 20n)
*****
*.main circuit
*****
x1 in out text
*****
*analytic
*****
.tran 1n 80n
.option post=2
.end
```




```
* File: test.pex.netlist
* Created: Tue Feb 26 04:02:49 2008
* Program "Calibre xRC"
* Version "v2005.3.6.10"
*
include "test.pex.netlist.pex"
subckt text VIN VOUT
*
* OUT OUT
* VDD! VDD!
* GND! GND!
* IN IN
mM1 N_VOUT_MM1_d N_VIN_MM1_g N_GND!_MM1_s N_GND!_MM1_b N_18 L=1.8e-07
W=1e-06
+ AD=4.9e-13 AS=4.9e-13 PD=1.98e-06 PS=1.98e-06
mM0 N_VOUT_MM0_d N_VIN_MM0_g N_VDD!_MM0_s N_VDD!_MM0_b P_18 L=1.8e-07
W=1e-06
+ AD=4.9e-13 AS=4.9e-13 PD=1.98e-06 PS=1.98e-06
*
include "test.pex.netlist.TEST.pxi"
*
.ends
^
```

HSPICE


testbench.sp裡面ivclude的sp檔改成pex萃取出來的".pex.netlist"，因為要測試最真實的電路。

◆ Pre-simulation



```
test.sp (
檔案(E) 編輯(E) 顯示(V) 搜尋(S) 工具(T) 文件(O) 求助(H)
新增 開啓 儲存 列印... 復原 取消復原 剪下 複製 貼上 尋找 取代
inv.sp x test.sp x inv.pex.netlist x
*****
.include "inv.sp"
*****
.lib 'cic018.l' TT
*****
.GLOBAL gnd!
+      vdd!
*****
vdd vdd! gnd 1.8v
V0 in gnd PWL(0 0 8n 0 8.3n 1.8 16n 1.8 16.3n 0)
C0 out gnd 0.01pf
*****
.tran 1n 25n
.option post
.op
*****
XINV in out / inv
*****
.end
```

◆ Post-simulation



```
test.sp (~\lab8) - gedit
檔案(E) 編輯(E) 顯示(V) 搜尋(S) 工具(T) 文件(O) 求助(H)
新增 開啓 儲存 列印... 復原 取消復原 剪下 複製 貼上 尋找 取代
inv.sp x test.sp x inv.pex.netlist x
*****
.include "inv.pex.netlist"
*****
.lib 'cic018.l' TT
*****
.GLOBAL gnd!
+      vdd!
*****
vdd vdd! gnd 1.8v
V0 in gnd PWL(0 0 8n 0 8.3n 1.8 16n 1.8 16.3n 0)
C0 out gnd 0.01pf
*****
.tran 1n 25n
.option post
.op
*****
XINV in out / inv
*****
.end
```

postsim測試指令: hspice testbench.sp(測試檔名.sp) -o testbench.lis