LAB9 LAKER

TA office: Room 95604 (Chi-Mei Building, 6F)

TEL: 06-2757575 ext. 62400 ext. 2860

DESIGN FLOW



INTRODUCTION

Full-custom Design Flow

- ◆ 電路編輯軟體
 - Text editor, schematic editor(icfb)
- ◆ 電路模擬軟體
 - Hspice
- ◆ 佈局編輯軟體
 - Cadence Virtuoso, Laker
- ◆ 佈局驗證軟體
 - Calibre

Layout Editor

Technology File

On-line Check

• DRC

Off-line Check

• LVS

Layout Parasitic Extract

• PEX

Post-layout Simulation


Hspice


LAKER


- ssh –X vlsicad5
- cp –r /home/user2/vlsi17/vlsi1780/Lab9.
- ◆ 進入 Lab9 之後解壓縮,開啟Laker之前
 - ◆ 在終端機輸入 source /usr/cad/mentor/CIC/calibre.cshrc
 - ◆ 在終端機輸入 source /usr/cad/synopsys/CIC/laker.cshrc
- 執行Laker
 - ◆ 輸入 laker &


LAKER

- Create New Library (Library->NEW)
- Create New Cell (Cell->NEW)










LALER 快捷指令

將Layout table 叫到左邊: window → layout table → attach left


快捷鍵↩	說明↩	快捷鍵₽	説明 ↩
Shift G₽	#∐NGR/PGR₽	K / shift K∉	尺規/消除尺規
Ctrl M₽	□ PMOS/NMOS₽	M₽	移動₽
A₽	對齊₄	S₽	伸長或縮短↩
A f3₽	設定相距多少₽	R₽	畫圖↩
O₽	#I CONTACT₽	U₽	復原₽
P f3₽	c ₄	C₽	複製₽
Q₽	元件內部屬性₽	L₽	打腳位₽
F₽	顯示全圖₽	Shift Z₽	縮小
Ctrl Z₽	放大₽	Į₽	呼叫元件₽

LAKER – EXAMPLE (1/3): PMOS


SYMBOL



PROCESS




LAYOUT VIEW




LAKER – EXAMPLE (2/3): NMOS


SYMBOL



D G S B B Contact P-Sub

LAYOUT VIEW







Create a contact(CONT)

Create a poly(PO1)

Add a diffusion layer(DIFF)






Add P implantation(PIMP)


Create a PMOS and a NMOS

Create bodies

Gate CONT(0.23μm*0.23μm) PO1 ME1








Connect the drains and gates of two

MosFETs







Add gates

Use metal(ME1) to connect source and body


11

Add pin names






Pin Name*
Pin name should be the same as the pin name in spice document(.sp).




② ABC Create text Hot key: I



LAKER DESIGN RULE

Term	Explanation	
W	Width	
L	Length	
DIFF	Diffusion (Drain/Source)	
PO1	Poly silicon (Gate)	
PIMP	P implantation	
NIMP	N implantation	
NW	N WELL	


LAKER DESIGN RULE




LAKER DESIGN RULE

- 1. PIMP(NIMP)距離 DIFF爲<mark>0.1u</mark>
- 2. PIMP距離NIMP為 Ou
- 3. PIMP距離PIMP為 0.45u
- 4. NIMP距離NIMP為 0.45u
- 5. POLY超出DIFF距離 爲<mark>0.2u</mark>
- 6. MT1距離MT1為 0.24u
- 7. MT2距離MT2為 0.27u
- 8. DIFF距離DIFF為 0.3u
- 9. NWELL距離NWELL 爲1.6u


Verify (Calibre->Run DRC)








◆ Verify (必須輸入rule.drc檔位置


(cic018->caliber->Calibre_DRC->rule.drc))















下圖紅色橢圓為 Error Massage 描述的錯誤訊息





Verify (Calibre->Run LVS)








注意:

必須輸入rule.drc檔位置 (cic018->calibre->Calibre_LVS ->Rule.lvs)

請注意輸出檔案位置







注意: 必須輸入的. sp檔為SCHEMATIC轉

出的. sp檔


- ◆ 打開LVS所產生的.sp檔
 - ◆ 確認pin腳位與原設 計是否相同





PEX


Verify (Calibre->Run PEX)




注意:

必須輸入rule.drc檔位置 (cic018->calibre->Calibre_PEX ->Rule.rce)

指定路徑下必須含有PEX的rule




PEX





注意:

必須輸入的. sp檔為LVS轉出的. sp檔



PEX





testbench.sp裡面,電路最外面的pin腳位名稱跟 腳位順序跟"pex.netlist"檔裡的一樣,但電路名稱 的順序沒差。


PEX


PEX產生的檔案

跑postsim的時候,要把下面三個檔案拉出 來跟cic018.I以及testbench.sp一起run,反 正就是要在同一個資料夾內就是了。

Three output filse xxx.pex.netlist xxx.pex.netlist.xxx.pxi Connection (ex:test.pex.netlist.TEST.pxi)

Top circuit (ex : test.pex.netlist) xxx.pex.netlist.pex Subcircuit (ex:test.pex.netlist.pex)






testbench.sp裡面ivclude的sp檔改成pex萃 取出來的".pex.netlist",因為要測試最真實 的雷路。

HSPICE

Pre-simulation



Post-simulation

