Custom 4-bit Signed Fast Multiplier Report

Tony Han

4/23/2021

I. Introduction

In this project, we are intended to construct a 4-bit multiplier that takes 2 4-bit binary and returns an 8-bit product. A system controller is needed to control shifters, accumulators, adders, and counter to cooperate. All the modules will be implemented in VHDL and simulate on the Xilinx ISim toolkit.

II. Design




Figure 1. Multiplication Circuit

Since our task is to calculate the product of two 4-bit binary numbers, we need some components to store the data flow of two binaries. With the demand of dealing with shifting data flow, a 4-bit parallel load bidirectional shift register is a good choice. Also, we need a storage component to store the result, up to an 8-bit binary. Noted that the carry of the product also matters as we are shifting the resulting over time, we actually need a 9-bit parallel load bidirectional shift register. A 4-bit adder is also needed to calculate the internal addition for multiplier and higher 4-bit of the temporary result. So, a 4-bit parallel adder is needed. Since the system shifts specific times to get the actual result, we need a counter to store how many shifts the system performed. Finally, a system controller is needed to accept all external input such as START, CLK, and generate the DONE signal. More importantly, it is responsible to generate internal control signals for all the components. From the state diagram, we can see that there are 5 states in total. And all outputs are aligned with the state, which means the system controller can be implemented by a Moore machine. Finally, a top-level multiplier component is needed to instantiate all the previous components mentioned and map all the internal signals.




Figure 2. System Controller State Diagram

III. Result

System Controller

```
20 library IEEE;
                                                                                S30 <= '1' when (S = AddS or S = ShiftS) else '0';
21 use IEEE.STD_LOGIC_1164.ALL;
                                                                        51
52
22 use IEEE.NUMERIC_STD.ALL;
                                                                        53
                                                                                process(clk)
23
                                                                        54
55
                                                                                begin
    entity Sys_Controller is
24
                                                                                    if falling_edge(clk) then
25
                                                                         56
                                                                                       case s is
           start: in STD_LOGIC;
26
                                                                                          when InitS => if start = '1' then
                                                                        57
58
           clk: in STD_LOGIC; --falling edge
27
                                                                                                              s <= LoadS;
           LSB: in STD LOGIC;
28
                                                                         59
                                                                                                           else
           C4: in STD_LOGIC;
29
                                                                                                              S <= Inits;
                                                                         60
                                                                                          when LoadS => if LSB = '1' then
    s <= AddS;</pre>
30
                                                                         61
            S10, S11, S20, S21, S30, S31: out STD_LOGIC;
31
32
            CLR_RES_L, CLR_CNTR_L: out STD_LOGIC; --low active
                                                                         63
33
            EN_CNTR: out STD_LOGIC;
                                                                                                           elsif LSB = '0' then
                                                                         64
           DONE: out STD_LOGIC
34
                                                                                                              s <= ShiftS;
                                                                                                           end if;
35
                                                                         66
    end Sys_Controller;
                                                                                           when Adds =>
                                                                                                           s <= ShiftS;
                                                                         67
36
                                                                                          when ShiftS => if (C4 = '0' and LSB = '1') then s <= AddS;
    architecture Behavioral of Sys_Controller is
                                                                         69
                                                                         70
                                                                                                           elsif (C4 = '0' and LSB = '0') then
39
        type state is (InitS, LoadS, AddS, ShiftS, DoneS);
                                                                         71
                                                                                                              s <= ShiftS;
40
        signal s: state := InitS;
                                                                         72
41 begin
                                                                                                              s <= DoneS;
        Done <= '1' when (s = DoneS or s = InitS) else '0';
42
                                                                        74
75
                                                                                                           end if:
        CLR_CNTR_L <= '0' when (S = InitS) else '1';

CLR_RES_L <= '0' when (S = InitS) else '1';

EN_CNTR <= '1' when (S = ShiftS) else '0';
43
                                                                                                           if start = '1' then
                                                                                          when DoneS =>
                                                                                                               s <= DoneS;
45
                                                                                                           else
        S11 <= '1' when (S = LoadS) else '0';
46
                                                                                                              s <= InitS;
                                                                         78
        S10 <= '1' when (S = LoadS) else '0';
47
                                                                                                           end if;
        S21 <= '1' when (S = LoadS) else '0';
48
                                                                         80
                                                                                       end case;
        S20 <= '1' when (S = LoadS or S = ShiftS) else '0';
S31 <= '1' when (S = AddS) else '0';
                                                                                    end if;
                                                                         81
```

Figure 3. System Controller VHDL Implementation

Figure 3 shows the VHDL implementation of the system controller. It first generates outputs based on the current state. Then it updates the next state based on the input. Notice that the system controller is falling-edge triggered as opposed to all other components, which are raising-edge triggered. And this falling-edge triggered design is intentional to better sync the inputs and outputs from other components.

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
23
24 entity N_Bit_Adder is
     generic (N: integer := 4);
25
26
       A: IN STD_LOGIC_VECTOR(N-1 downto 0);
27
         B: IN STD_LOGIC_VECTOR(N-1 downto 0);
28
         S: OUT STD_LOGIC_VECTOR (N downto 0)
29
     );
30
31 end N_Bit_Adder;
32
33 architecture Behavioral of N_Bit_Adder is
34
35 begin
     S <= STD_LOGIC_VECTOR(('0' & UNSIGNED(A)) + UNSIGNED(B));
36
37 end Behavioral;
```

Figure 4. 4-bit adder VHDL implementation

As shown in Figure 4, the adder simply takes two 4-bit binary numbers and calculates their sum. Notice that for convenience, the carry is integrated into the sum result. As a result, the sum output is a 5-bit binary number. And the most significant bit is the carry.

N-bit Parallel Load Bidirectional Shift Register

```
23 entity N Bit Shift Register is
         generic(N: integer := 4);
        port (
             Din: in std_logic_vector(N-1 downto 0);
Dout: out std_logic_vector(N-1 downto 0);
            clk, clear, S0, S1, SLI, SRI: in std_logic
30 end N_Bit_Shift_Register;
32 architecture Behavioral of N_Bit_Shift_Register is
33 signal Dinternal: std_logic_vector(N-1 downto 0);
34 begin
       process(clk)
begin
        if(rising_edge(clk)) then
            if(clear = '0') then
   Dinternal <= (others => '0');
elsif (S1 = '0' and S0 = '0') then
40
41
             Dinternal <= Dinternal;
elsif (S1 = '0' and S0 = '1') then
42
                   Dinternal(N-2 downto 0) <= Dinternal(N-1 downto 1);</pre>
            Dinternal(N-1) <= SRI;
elsif (SI = '1' and SO = '0') then
Dinternal(N-1 downto 1) <= Dinternal(N-2 downto 0);
46
                   Dinternal(0) <= SLI;
               else
Dinternal <= Din;
            end if;
        Dout <= Dinternal;
54 end Behavioral;
```

Figure 5. N-bit Parallel Load Bidirectional Shift Register VHDL implementation

As shown in Figure 5, a generic design is used to fit the demand of both 4-bit and 9-bit. Implementation is nothing different from a 74LS194 but takes n-bit input. Also, the control signals and logics are the same.

4-bit Parallel Load Counter

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
23
24 entity N_Bit_Counter is
     port (
25
26
         clk: in STD_LOGIC;
         ENP, ENT: in STD_LOGIC;
27
28
         load: in STD_LOGIC;
         clear: in STD_LOGIC;
29
30
         Din: in STD_LOGIC_VECTOR(3 downto 0);
         Dout: out STD_LOGIC_VECTOR(3 downto 0);
31
32
         RCO: out STD_LOGIC
      );
33
34 end N_Bit_Counter;
35
36 architecture Behavioral of N_Bit_Counter is
      SIGNAL Q_reg: STD_LOGIC_VECTOR(3 downto 0) := "0000";
37
38 begin
      process(clk)
39
      begin
40
         if rising_edge(clk) then
41
            if clear = '0' then
42
               Q_reg <= "0000";</pre>
43
            elsif load = '0' then
44
45
               Q_reg <= Din;
            elsif (ENP = '1' and ENT = '1') then
46
                Q_reg <= STD_LOGIC_VECTOR(unsigned(Q_reg)+1);</pre>
47
48
            else
                Q_reg <= Q_reg;
49
            end if;
50
51
            if (Q_reg = "1111" and ENT = '1') then
52
               RCO <= '1';
53
            else
54
55
               RCO <= '0';
            end if;
56
         end if;
57
      end process;
58
      Dout <= STD_LOGIC_VECTOR(Q_reg);
59
60 end Behavioral;
```

Figure 6. 4-bit Parallel Load Counter VHDL implementation

As shown in Figure 6, a 4-bit adder is implemented. It is able to count from a pre-loaded value. But this function is never used in our multiplier design. Also, it has a ripple carry output to indicate an overflow happened. Again, this feature is not used in our multiplier design.

Top-level Multiplier

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
    use work.mult_components.ALL;
24 entity Multiplier is
25 port(
        port(
   m1, m2: in std_logic_vector(3 downto 0);
26
             p: out std_logic_vector(7 downto 0);
start, clk: in std_logic;
28
29
             done: out std_logic
30
    end Multiplier;
32
33 architecture Behavioral of Multiplier is
34 use work.mult_components.ALL;
35 signal ml_out : std_logic_vector(3 doi
36 signal m2_out : std_logic_vector(3 doi
         signal m1_out : std_logic_vector(3 downto 0) := "0000";
signal m2_out : std_logic_vector(3 downto 0) := "0000";
         37
38
39
40
41
42
43
         signal S10, S11, S20, S21, S30, S31 : std_logic := '0';
signal clr_res_l, clr_cntr_l: std_logic := '1';
signal en_cntr : std_logic := '0';
           C: Sys_Controller
                                               port map(start,clk,m2_out(0),c_out(2),S10, S11, S20, S21, S30, S31, clr_res_l, clr_cntr_l, en_cntr, done);
 45
46
47
48
49
50
51
                                               generic map(4)
port map(m1, a_out(7 downto 4), d_out);
          D: N_Bit_Adder
                                                generic map(9)
           A: N_Bit_Shift_Register
                                                port map(a_in, a_out, clk, clr_res_1, S30, S31, '0', '0');
          MUL1: N_Bit_Shift_Register generic map(4)
                                                port map(ml, ml_out, clk, '1', s10, s11, '0', '0');
          MUL2: N_Bit_Shift_Register generic map(4)
                                               port map(m2, m2_out, clk, '1', s20, s21, '0', '0');
port map(clk, '1', en_cntr, '1', clr_cntr_l, "1111", c_out, open);
          CNT: N_Bit_Counter
           a_in <= std_logic_vector(d_out & a_out(3 downto 0));
p <= a_out(7 downto 0);</pre>
  57 end Behavioral;
```

Figure 7. Top-level Multiplier VHDL Implementation

Finally, a top-level multiplier is implemented to instantiate all previous components. Also, it declares all the internal and external signals needed. Besides, it maps all the internal and external signals to each component acting like wires in the circuit. The VHDL implementation is shown in Figure 7.

Test Bench

Test case 1




Figure 8. Test bench 1 with the simulation result

For simplicity, only the simulation process is included for VHDL code as shown in Figure 8. This test case calculates the product of 1001b*1001b. We can see that for a certain amount of clock cycles, then we get the result 0101001 with done set to high indicating the calculation is finished. The assertion showed that we are getting the correct result.

Test case 2






Figure 9. Test bench 2 with the simulation result

Another test case is performed to test the correctness of the output. From Figure 8 we can see that after done is asserted, the product is 00001111, which passes the assertion and indicated that the result is correct.

IV. Comparison

One thing I noticed during the programming and testing is that the counter actually starts counting as from the load state. Since the output is updated as soon as the new state is switched, the result always shifts 1 bit less than the expected result, which makes the product always 1 time larger than the correct answer. I fixed this by stop triggering the counter in the load process and only count in the shifting process. Finally, the result is correct.

V. Conclusion

After certain testing, the result shown that this implementation of 4-bit multiplier is correct. And the component do have the ability to calculate any 4-bit binary multiplication.

Appendix




Figure 1. Multiplication Circuit




Figure 2. System Controller State Diagram

```
20 library IEEE;
                                                                             S30 <= '1' when (S = AddS or S = ShiftS) else '0';
21 use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.NUMERIC_STD.ALL;
                                                                      52
                                                                      53
                                                                             process(clk)
24
   entity Sys_Controller is
                                                                                if falling_edge(clk) then
                                                                      55
56
25
       port (
                                                                                   case s is
           start: in STD_LOGIC;
26
                                                                                       when InitS => if start = '1' then
                                                                      57
           clk: in STD_LOGIC; --falling edge
27
                                                                      58
                                                                                                          s <= LoadS;
           LSB: in STD_LOGIC;
28
                                                                      59
                                                                                                       else
29
           C4: in STD_LOGIC;
                                                                                                          S <= Inits;
                                                                                       end if;
when LoadS => if LSB = '1' then
30
                                                                      61
           S10, S11, S20, S21, S30, S31: out STD_LOGIC;
31
                                                                      62
           CLR_RES_L, CLR_CNTR_L: out STD_LOGIC; --low active
32
                                                                                                          s <= AddS;
           EN_CNTR: out STD_LOGIC;
                                                                                                       elsif LSB = '0' then
33
                                                                      64
34
           DONE: out STD_LOGIC
                                                                                                          s <= ShiftS;
                                                                      65
35
                                                                                                       end if:
                                                                                       when Adds =>
                                                                                                       s <= ShiftS;
36
    end Sys_Controller;
                                                                      67
                                                                                       when ShiftS => if (C4 = '0' and LSB = '1') then s <= Adds; elsif (C4 = '0' and LSB = '0') then
                                                                      68
37
38 architecture Behavioral of Sys_Controller is
       type state is (InitS, LoadS, AddS, ShiftS, DoneS);
                                                                      70
39
                                                                                                          s <= ShiftS;
                                                                      71
40
       signal s: state := InitS;
                                                                                                       else
41
   begin
                                                                                                         s <= DoneS;
                                                                      73
74
       Done <= '1' when (s = DoneS or s = InitS) else '0';
42
                                                                                                       end if;
        CLR_CNTR_L <= '0' when (S = InitS) else '1';
43
                                                                                                      if start = '1' then
                                                                      75
                                                                                       when DoneS =>
        CLR_RES_L <= '0' when (S = InitS) else '1';
44
                                                                      76
                                                                                                          s <= DoneS;
       EN_CNTR <= '1' when (S = ShiftS) else '0';
S11 <= '1' when (S = LoadS) else '0';
S10 <= '1' when (S = LoadS) else '0';
45
                                                                                                       else
46
                                                                                                         s <= InitS;
47
                                                                                                       end if;
                                                                      79
       S21 <= '1' when (S = LoadS) else '0';
48
                                                                                    end case;
       S20 <= '1' when (S = LoadS or S = ShiftS) else '0';
49
                                                                                end if:
       S31 <= '1' when (S = AddS) else '0';
50
                                                                             end process;
                                                                      82
```

Figure 3. System Controller VHDL Implementation

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
23
   entity N_Bit_Adder is
      generic (N: integer := 4);
25
26
      port (
27
          A: IN STD_LOGIC_VECTOR(N-1 downto 0);
          B: IN STD_LOGIC_VECTOR(N-1 downto 0);
28
          S: OUT STD_LOGIC_VECTOR (N downto 0)
29
      );
30
31 end N_Bit_Adder;
32
33 architecture Behavioral of N_Bit_Adder is
34
35 begin
      S <= STD_LOGIC_VECTOR(('0' & UNSIGNED(A)) + UNSIGNED(B));
36
37 end Behavioral;
```

Figure 4. 4-bit adder VHDL implementation

```
21 use IEEE.STD LOGIC 1164.ALL;
     entity N_Bit_Shift_Register is
           generic(N: integer := 4);
              Din: in std_logic_vector(N-1 downto 0);
Dout: out std_logic_vector(N-1 downto 0);
clk, clear, S0, S1, SLI, SRI: in std_logic
26
29 );
30 end N_Bit_Shift_Register;
     architecture Behavioral of N_Bit_Shift_Register is
33 sig
34 begin
          signal Dinternal: std_logic_vector(N-1 downto 0);
          process(clk)
36
37
          begin
               gin
if(rising_edge(clk)) then
if(clear = '0') then
Dinternal <= (others => '0');
elsif (S1 = '0' and S0 = '0') then
Dinternal <= Dinternal;</pre>
38
40
                   elsif (S1 = '0' and S0 = '1') then
```

Figure 5. N-bit Parallel Load Bidirectional Shift Register VHDL implementation

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
23
24 entity N_Bit_Counter is
25
     port (
         clk: in STD_LOGIC;
26
         ENP, ENT: in STD_LOGIC;
27
         load: in STD_LOGIC;
28
         clear: in STD_LOGIC;
29
30
         Din: in STD_LOGIC_VECTOR(3 downto 0);
         Dout: out STD_LOGIC_VECTOR(3 downto 0);
31
         RCO: out STD_LOGIC
32
33
      );
34 end N_Bit_Counter;
35
36 architecture Behavioral of N_Bit_Counter is
      SIGNAL Q_reg: STD_LOGIC_VECTOR(3 downto 0) := "0000";
37
38 begin
      process(clk)
39
40
         if rising_edge(clk) then
41
             if clear = '0' then
42
               Q_reg <= "0000";</pre>
43
             elsif load = '0' then
44
45
                Q_reg <= Din;
             elsif (ENP = '1' and ENT = '1') then
46
                Q_reg <= STD_LOGIC_VECTOR(unsigned(Q_reg)+1);</pre>
47
             else
48
49
                Q_reg <= Q_reg;
            end if;
50
51
             if (Q_reg = "1111" and ENT = '1') then
52
               RCO <= '1';
53
54
                RCO <= '0';
55
             end if;
56
         end if;
57
58
       end process;
      Dout <= STD_LOGIC_VECTOR(Q_reg);</pre>
59
60 end Behavioral;
```

Figure 6. 4-bit Parallel Load Counter VHDL implementation

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
      use work.mult_components.ALL;
       entity Multiplier is
24
25
                  m1, m2: in std_logic_vector(3 downto 0);
26
27
28
                  p: out std_logic_vector(7 downto 0);
start, clk: in std_logic;
29
30
                  done: out std_logic
31
32
      end Multiplier;
33 architecture Behavioral of Multiplier is
34 use work.mult_components.ALL;
            use work.mult_components.ALL;
signal m1_out : std_logic_vector(3 downto 0) := "00000";
signal m2_out : std_logic_vector(3 downto 0) := "00000";
signal d_out : std_logic_vector(4 downto 0) := "00000000";
signal a_out : std_logic_vector(8 downto 0) := "000000000";
signal a_in : std_logic_vector(8 downto 0) := "000000000";
signal a_out : std_logic_vector(3 downto 0) := "000000000";
signal s10, S11, S20, S21, S30, S31 : std_logic := '0';
signal clr_res_l, clr_entr_l: std_logic := '1';
signal en_entr : std_logic := '0';
 35
36
 37
38
39
40
41
42
43
 port map(start,clk,m2_out(0),c_out(2),S10, S11, S20, S21, S30, S31, clr_res_l, clr_cntr_l, en_cntr, done);
                                                                generic map(4)
port map(ml, a_out(7 downto 4), d_out);
generic map(9)
               A: N Bit Shift Register
                                                                port map(a_in, a_out, clk, clr_res_1, S30, S31, '0', '0');
               MUL1: N_Bit_Shift_Register generic map(4)
              port map(m1, m1_out, clk, '1', s10, s11, '0', '0');
MUL2: N_Bit_Shift_Register generic map(4)
                                                                generic map(4)
port map(m2, m2_out, clk, '1', s20, s21, '0', '0');
port map(clk, '1', en_entr, '1', clr_entr_1,"1111", c_out, open);
               CNT: N_Bit_Counter
  55    a_in <= std_logic_vector(d_out & a_out(3 downto 0));
56    p <= a_out(7 downto 0);
57    end Behavioral;</pre>
```

Figure 7. Top-level Multiplier VHDL Implementation




Figure 8. Test bench 1 with the simulation result

```
stim_proc: process
 89
 90
         begin
              -- hold reset state for 100 ns.
 91
              wait for 10 ns;
 92
 93
 94
              m1 <= "0011";
             m2 <= "0101";
 95
              start <= '1';
 96
             wait (= 1,
wait for clk_period*10;
assert (p = "00001111" and done = '1')
   report "Incorrect product"
 97
 98
 99
                  severity NOTE;
100
          end process;
101
```




Figure 9. Test bench 2 with the simulation result