VE270 Lecture 5 Combination Circuit

Combinational Circuit Definition

Digital Circuit whose output depends only on the present combination of its inputs.

- Output changes only when input changes
- Output changes once input changes

Sequential Circuit Definition

Digital Circuit whose output depends on:

- present input values
- history of input and output values
- have feedbacks on outputs

Design of Combinational Circuits

Step		Description				
Step 1	Capture the function	Create a truth table or equations, whichever is most natural for the given problem, to describe the desired behavior of the combinational logic.				
Step 2	Convert to equations	This step is only necessary if you captured the function using a truth table instead of equations. Create an equation for each output by ORing all the minterms for that output. Simplify the equations if desired.				
Step 3	Implement as a logic circuit	For each output, create a circuit corresponding to the output's equation. (Sharing gates among multiple outputs is OK optionally.)				

Example: Counting 1's

Output in binary the number of 1 on three inputs

001 → 01, 110 → 10, 000 → 00

• Step1: Capture the function

truth table / equation?


truth table since it is small and straightforward.

	Inputs		(# of 1s)	puts	
а	b	С		У	Z
0	0	0	(0)	0	0
0	0	1	(1)	0	1
0	1	0	(1)	0	1
0	1	1	(2)	1	0
1	0	0	(1)	0	1
1	0	1	(2)	1	0
1	1	0	(2)	1	0
1	1	1	(3)	1	1

• Step2: Convert to equation

$$y=a^{\prime}bc+ab^{\prime}c+abc^{\prime}+abc$$
 and $z=a^{\prime}b^{\prime}c+a^{\prime}bc^{\prime}+ab^{\prime}c^{\prime}+abc$

• Step3: Implement the gate circuit



Example: Three 1s Detector

Detect three consecutive 1s in 8-bit input


 $00011100 \rightarrow 1, 10101011 \rightarrow 0$

 Step1: Capture function truth table / equation?
equation is appropriate, since truth table is too huge 2⁸

• Step2: Convert to equation

$$y = abc + bcd + cde + def + efg + fgh$$

• Step3: Implement as gate circuit



Multiplexor (Mux)


Routes of ${\it N}$ data inputs to ${\it 1}$ output, based on binary value of select inputs

2 inputs \rightarrow 1 select bit


 $4 \text{ inputs} \rightarrow 2 \text{ select bits}$

 2^n inputs ightarrow n select bits


2x1 Mux



4x1 Mux



4-bit 2x1 Mux



Two 4-bit input A(a3 a2 a1 a0) and B(b3 b2 b2 b0), select A or B.


Width of input channel may be 2^n .

Half Adder

Addition of two single bits A B.



According to the truth table, then with XOR simplify, we get:




Full Adder

Addition of three single bits A B C.




Then with truth table, XOR simplify, Half-Adder simplify:




Carry-Ripple Adder


2 4-bit input added and generate a 5-bit (4-bit and a carry) output:



2's Complement Subtractor



4-Bit 2's Complement Subtractor and Adder



(notice: 4-Bit 2's complement value range from -2^3 to 2^3-1 , first three bit for value, last one for indicator.)

Arithmetic-Logic Unit: ALU

Component that can perform **any of various arithmetic operations** (add, subtract ...) based on **control inputs**.

	Inpu	ts		Sample output if A=00001111, B=00000101			
Χ	у	Z	Operation				
0	0	0	S = A + B	S=00010100			
0	0	1	S = A - B	S=00001010			
0	1	0	S = A + 1	S=00010000			
0	1	1	S = A	S=00001111			
1	0	0	S = A AND B (bitwise AND)	S=00000101			
1	0	1	S = A OR B (bitwise OR)	S=00001111			
1	1	0	S = A XOR B (bitwise XOR)	S=00001010			
1	1	1	S = NOT A (bitwise complement)	S=11110000			

Encoder


Inputs							Outputs			
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	X	у	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

Decoder

for 3 bit input with 8 outputs, we have the truth table:

Inputs			Outputs							
X	У	z	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

actually the circuit is a **min-term generator**:



Buffer and Tri-state Buffer

Buffer Definition

a directional transmission logic device



- like NOT gate with no inverting binary value.
- insert delay (gate delay)
- amplifying the driving capability of a signal
- protect input from output

Tri-state Buffer Definition

$$A \longrightarrow C \equiv A \longrightarrow C$$

A three state (Tri-state) buffer can have three different output values, controlled by an enable bit:

- 0 when B = 1, A = 0
- 1 when B = 1, A = 1
- Z (high impedance, no voltage) when B = 0, A = x