


2023 NYCU EE VLSI Lab Report

Lab04 4-Bit Multiplier

Student ID: 110511254 Name: 徐煜絨 Date: 2023/12/13

I. Layout result

1. Layout picture with ruler





2. Design concept

(1) Circuit Schematic



DFFN (DFF 變形, 輸出訊號會和輸入訊號相反)、FAS (FA 變形, 輸出是 \sim COUT 和 SUM)、FAC (FA 變形, 輸出是 COUT 和 \sim SUM)、FAN (FA 變形, 輸出是 \sim COUT 和 \sim SUM)、HAC (HA 變形, 輸出是 COUT 和 \sim SUM)、HAN (HA 變形, 輸出是 \sim COUT 和 \sim SUM)。

DFFN (B[1])	(a,b1) OR	OR	(a,b1)	FAS	FAS	FAS	HAC	
DFFN (A[3])	(a,b0) NOR	NOR	(a,b0)					DFFN (OUT[1])
DFFN (B[0])	(a,b1) NOR	NOR	(a,b0)	FAN	FAN	FAN	HAN	DFFN (OUT[7])
DFFN (A[2])	(a,b1) NOR	NOR	(a,b2)					DFFN (OUT[5])
DFFN (B[2])	(a,b2) NOR	NOR	(a,b2)	FAN	FAC	FAN	HAN	DFF (OUT[4])
DFFN (A[1])	(a,b2) OR	NOR	(a,b3)					
DFFN (A[0])	(a,b3) NOR	OR	(a,b3)	DFFN	DFF	DFF	DFFN	DFFN
DFFN (B[3])	(a,b0) NOR	OR	(a,b3)	(A[0])	(OUT[1])	(OUT[0])	(OUT[6])	(OUT[3])



DFF N (DFF_noInv)





DFF (DFF_inv)





HAN (HA_noInv)





HAC (HA_withInvForCont)




FAC (FA_withInvForCont)




FAN (FA_noInv)






Logic gate	Number	PMOS(/logic gate)	NMOS(/logic gate)
DFF	3	4	6
DFFN	13	3	5
HAC	1	3	6
HAN	2	2	5
FAS	3	3	13
FAC	1	3	13
FAN	5	2	12
NOR	11	1	2
OR	5	2	3


1. Output waveform (with input from MULT4.vec)



(1) Pre-sim



(2) Post-sim




(3) Performance list (TT case under worst case input pattern)


Maximum operation frequency	Pre-sim: 0.65ns
	Post-sim: 1.11ns
Average power	Pre-sim: 7.040e-3
	Post-sim: 6.357e-3
Layout area	35.56*22.69 = 806.8564
Multiplier and adder structure	Wallace tree
Glitch control (Yes/No)	No

III. Verification result

1. DRC




2. LVS



IV. Discussion

1. Sketch your partial product



2. Show your critical path

