

1.0)

1.0.1) variables i & j are repeatedly used.Also, for each " i " iteration, ~~$A[i][j]$~~ $A[i][1]$ is used for 8000 times
 $\rightarrow A[i][1]$ is a temporal locality

1.0.2

 ~~$A[i][1]$ is exhibit~~ exhibit spatial locality becauseSince the elements are executed / stored in "Row Major Format",
 $B[i,j]$ exhibit spatial locality because $B[i,j]$ and $B[i,j+1]$ are relatively "close". $A[j][i]$ does not exhibit spatial locality because $A[j][i]$ and $A[j+1][i]$ are not "close" because there is 8000 elements (j iteration) between those

2.0)

$$\begin{aligned}
 2.0.1) \text{ Cache capacity, } C &= (\text{Number of Blocks}) \times (\text{Block size}) \\
 &= (\text{Number of Set}) \times (\text{Number of ways}) \times (\text{Block Size}) \\
 &= \boxed{\frac{S \times N \times b}{4} \text{ (words)}} \\
 &= \boxed{4S \times N \times b \text{ (bytes)}} \quad (\text{one word} = 4 \text{ bytes})
 \end{aligned}$$

2.0.2).

- In full associative, whole block in cache is considered as one set.
 $\rightarrow S = 1$. Hence, word in the main memory can be saved in any block

$$\begin{aligned}
 C &= \overset{\leftarrow 1}{S} \times N \times b = Nb \\
 \rightarrow \boxed{N = C/b}
 \end{aligned}$$

3.0)

3.0.1)

3.0.1)

Block size = 1 word
 # Blocks = 16 Blocks

~~3.0.1)~~

Offset bit = $\log_{\text{in a block}}^{\text{# words}} = \log^1 = 0$ offset bit
 # Index bit = $\log^2(\text{# Blocks}) = \log^2 16 = 4$ Index bit
 # Tag bit = 28-bit remaining (MSB).

| Address | Tag (28-MSB) | Index (4 LSB) | Data Hit / Miss | Hit / Miss |
|-------------|-------------------------|---------------|-------------------------------|------------|
| 0x00000074 | 0x0000007 | 0x4 | M[0x74] | Miss |
| 0x000000A0 | 0x000000A | 0x0 | M[0xA0] | Miss |
| 0x00000078 | 0x0000007 | 0x8 | M[0x78] | Miss |
| 0x00000038C | 0x00000038 | 0xC | M[0x38C] | Miss |
| 0x000000AC | 0x000000A | 0xC | M[0xAC] | Miss |
| 0x00000084 | 0x0000008 | 0x4 | M[0x84] | Miss |
| 0x00000088 | 0x0000008 | 0x8 | M[0x88] | Miss |
| 0x0000008C | 0x0000008 | 0xC | M[0x8C] | Miss |
| 0x0000007C | 0x0000007 | 0xC | M[0x7C] | Miss |
| 0x00000034 | 0x0000003 | 0x4 | M[0x34] | Miss |
| 0x00000038 | 0x0000003 | 0x8 | M[0x38] | Miss |
| 0x00000013C | 0x00000013 | 0xC | M[0x13C] | Miss |
| 0x000000388 | 0x00000038 | 0x8 | M[0x388] | Miss |
| 0x00000018C | 0x00000018 | 0xC | M[0x18C] | Miss |

3.0.2

~~offset bit~~ Block Size = 2 word
 # Blocks = 32 Blocks

Offset bit = $\log_2(\text{# words in a block}) = \log_2^2 = 1$ offset bit
 # Index bit = $\log_2(\text{# Blocks}) = \log_2^{32} = 5$ index bit
 # Tag bit = 26-bit remaining (MSB).

| Address (Hex/Binary) | Index | Tag | Data | Miss / Hit |
|--------------------------|-------|-------------|----------|------------|
| 0x74 1...0000 0111 0100 | 11010 | ...0000 011 | M[0x74] | Miss |
| 0xA0 1...0000 1010 0000 | 10000 | ...0000 10 | M[0xA0] | Miss |
| 0x78 1...0000 0111 1000 | 11100 | ...0000 01 | M[0x78] | Miss |
| 0x38C 1...0011 1000 1100 | 00110 | ...0011 10 | M[0x38C] | Miss |
| 0xAC 1...0000 1010 1100 | 10110 | ...0000 10 | M[0xAC] | Miss |
| 0x84 1...0000 1000 0100 | 00010 | ...0000 10 | M[0x84] | Miss |
| 0x88 1...0000 1000 1000 | 00100 | ...0000 10 | M[0x88] | Miss |
| 0x8C 1...0000 1000 1100 | 00110 | ...0000 10 | M[0x8C] | Miss |
| 0x7C 1...0000 0111 1100 | 11110 | ...0000 01 | M[0x7C] | Miss |
| 0x34 1...0000 0011 0100 | 11010 | ...0000 00 | M[0x34] | Miss |
| 0x38 1...0000 0011 1000 | 11100 | ...0000 00 | M[0x38] | Miss |
| 0x13C 1...0001 0011 1100 | 11110 | ...0001 00 | M[0x13C] | Miss |
| 0x388 1...0011 1000 1000 | 00100 | ...0011 10 | M[0x388] | Miss |
| 0x18C 1...0001 1000 1100 | 00110 | ...0001 10 | M[0x18C] | Miss |

$$4.0.1, t_{\text{cache}} = 1 \text{ cycle} / 2.5 \text{ GHz} = 0.4 \text{ ns}$$

~~4.0.1.~~
 AMAT, Average memory access time = $0.4 + 0.07 \times 45 \text{ ns} = \boxed{4.45 \text{ ns}}$ 3.55 ns

4.0.2

~~The average CPI for bench mark =~~

Non-ideal memory system:

load instruction requires 4ns for memory access and 4ns for load
 \rightarrow 8 ns for load

$$\text{CPI}_{\text{load}} = \left(\underset{\text{mem}}{4 \text{ cycle}} + \underset{\text{load}}{4 \text{ cycle}} \right) = 8 \text{ cycle}$$

$$\text{CPI}_{\text{store}} = \left(\underset{\text{mem}}{4 \text{ cycle}} + \underset{\text{store}}{3 \text{ cycle}} \right) = 7 \text{ cycles}$$

$$\text{CPI}_{\text{branch}} = 3 \text{ cycles.}$$

$$\text{CPI}_{\text{data}} = 4 \text{ cycles.}$$

$$\rightarrow \text{Average CPI for bench mark} = (0.25 \times 8) + (0.15 \times 7) + (0.1 \times 3) + (0.5 \times 4) = \boxed{5.35 \text{ ns}}$$

4.0.3

$$\text{Average CPI}_{\text{bench mark}} = 5.35 \text{ ns} + (0.03 \times 45 \text{ ns}) = \boxed{6.7 \text{ ns}}$$