# SONY

# ICX413AQ

# Diagonal 28.40mm (Type 1.8) Frame Readout CCD Image Sensor with Square Pixel for Color Cameras

# **Description**

The ICX413AQ is a diagonal 28.40mm (Type 1.8) interline CCD solid-state image sensor with a square pixel array and 6.15M effective pixels. Frame readout allows all pixels' signals to be output independently within approximately 1/3.08 second. Adoption of a design specially suited for frame readout ensures a high saturation signal level.

High sensitivity and low dark current are achieved through the adoption of R, G and B primary color mosaic filters and HAD (Hole-Accumulation Diode) sensors.

This chip is suitable for applications such as electronic still cameras, etc.

#### **Features**

- Frame readout mode
- · High horizontal and vertical resolution
- Square pixel
- Horizontal drive frequency: 25.0MHz
- R, G, B primary color mosaic filters on chip
- · High sensitivity, low dark current

#### **Device Structure**

Interline CCD image sensor

• Optical size: Diagonal 28.40mm (Type 1.8)

• Total number of pixels: 3110 (H)  $\times$  2030 (V) approx. 6.31M pixels • Number of effective pixels: 3040 (H)  $\times$  2024 (V) approx. 6.15M pixels • Number of active pixels: 3032 (H)  $\times$  2016 (V) approx. 6.11M pixels

• Number of recommended recording pixels:

3000 (H) × 2000 (V) approx. 6M pixels

Chip size: 25.10mm (H) × 17.64mm (V)
 Unit cell size: 7.80µm (H) × 7.80µm (V)

• Optical black: Horizontal (H) direction: Front 20 pixels, rear 50 pixels


Vertical (V) direction: Front 4 pixels, rear 2 pixels

Number of dummy bits: Horizontal 31

Vertical 1 (even fields only)

• Substrate material: Silicon

# 34 pin DIP (Plastic)



Optical black position (Top View)


# Super HAD CCD TM

\* Super HAD CCD is a registered trademark of Sony Corporation. Super HAD CCD is a CCD that drastically improves sensitivity by introducing newly developed semiconductor technology by Sony Corporation into Sony's high-performance HAD (Hole-Accumulation Diode) sensor.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Block Diagram and Pin Configuration**

(Top View)



# **Pin Description**

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	VL	Protective transistor bias	18	VSS	Output amplifier source
2	GND	GND	19	Vоит	Signal output
3	NC		20	GND	GND
4	NC		21	φRG	Reset gate clock
5	Vф4	Vertical register transfer clock	22	GND	GND
6	NC		23	VDD	Supply voltage
7	Vфз	Vertical register transfer clock	24	GND	GND
8	NC		25	LHφ	Horizontal register final stage transfer clock
9	GND	GND	26	Нф1С	Horizontal register transfer clock
10	Vф2	Vertical register transfer clock	27	Нф2С	Horizontal register transfer clock
11	NC		28	GND	GND
12	NC		29	Нф1в	Horizontal register transfer clock
13	NC		30	Нф2в	Horizontal register transfer clock
14	Vф1	Vertical register transfer clock	31	GND	GND
15	NC		32	Нф1А	Horizontal register transfer clock
16	GND	GND	33	Нф2А	Horizontal register transfer clock
17	VsuB	Substrate bias	34	GND	GND

# **Absolute Maximum Ratings**

	Item	Ratings	Unit	Remarks
	Vdd, Vout, фRG – фSUB	-40 to +10	V	
Against & SUID	Vφ1, Vφ3 – φSUB	-50 to +15	V	
Against φSUB	$V\phi_2, V\phi_4, V_L - \phi SUB$	-50 to +0.3	V	
	LH $\phi$ , H $\phi$ 1 $\alpha$ , H $\phi$ 2 $\alpha$ , GND – $\phi$ SUB ( $\alpha$ = A, B, C)	-40 to +0.3	V	
	Vdd, Vout, фRG – GND	-0.3 to +18	V	
Against GND	$V\phi_1, V\phi_2, V\phi_3, V\phi_4 - GND$	-10 to +18	V	
	LH $\phi$ , H $\phi$ 1 $\alpha$ , H $\phi$ 2 $\alpha$ – GND ( $\alpha$ = A, B, C)	-10 to +7	V	
Against V∟	Vφ1, Vφ3 – VL	-0.3 to +28	V	
Against VL	$V$ φ2, $V$ φ4, $L$ Hφ, $H$ φ1 $\alpha$ , $H$ φ2 $\alpha$ , $GND-V$ L ( $\alpha$ = A, B, C)	-0.3 to +15	V	
	Voltage difference between vertical clock input pins	to +15	V	*1
Between input clock pins	$H\phi_1\alpha - H\phi_2\alpha \ (\alpha = A, B, C)$	−7 to +7	V	
oldon pillo	$H\phi_1\alpha$ , $H\phi_2\alpha - V\phi_4$ ( $\alpha = A, B, C$ )	-17 to +17	V	
Storage temperatu	ire	-30 to +80	°C	
Guaranteed tempe	erature of performance	-10 to +60	°C	
Operating tempera	ature	-10 to +75	°C	

<sup>\*1 +24</sup>V (Max.) when clock width < 10µs, clock duty factor < 0.1%.

# **Bias Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	VDD	14.55	15.0	15.45	V	
Output amplifier source	Vss	Ground with				
Substrate voltage adjustment range	VsuB	8.0		15.0		
Protective transistor bias	VL		*1			
Reset gate clock	φRG		*2			

<sup>\*1</sup> VL setting is the VvL voltage of the vertical clock waveform, or the same voltage as the VL power supply for the V driver should be used.

#### **DC Characteristics**

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply current	IDD		7.0		mA	


<sup>\*2</sup> Do not apply a DC bias to the reset gate clock pins, because a DC bias is generated within the CCD.

# **Clock Voltage Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	Vvт	14.55	15.0	15.45	V	1	
	Vvh1, Vvh2	-0.05	0	0.05	V	2	$V_{VH} = (V_{VH1} + V_{VH2})/2$
	VvH3, VvH4	-0.2	0	0.05	V	2	
	Vvl1, Vvl2, Vvl3, Vvl4	-8.5	-8.0	-7.5	V	2	VVL = (VVL3 + VVL4)/2
	Vφ∨		8.0		V	2	$V\phi V = VVHN - VVLN (n = 1 to 4)$
Vertical transfer clock	Vvнз — $V$ vн	-0.25		0.1	V	2	
voltage	V∨H4 − V∨H	-0.25		0.1	V	2	
	V∨нн			0.5	V	2	High-level coupling
	Vvhl			0.5	V	2	High-level coupling
	VVLH			0.5	V	2	Low-level coupling
	Vvll			0.5	V	2	Low-level coupling
	Vфн	5.75	6.0	7.0	V	3	
Horizontal transfer clock voltage	VHL	-0.05	0	0.05	V	3	
Glock voltage	Vcr		3.0		V	3	Cross-point voltage
Horizontal final stage	VLHH	5.75	6.0	7.0	V	4	
transfer clock voltage	VLHL	-0.05	0	0.05	V	4	
_	Vørg	4.75	5.0	5.25	V	5	
Reset gate clock voltage	Vrglh – Vrgll			0.4	V	5	Low-level coupling
vollage	VRGL - VRGLm			0.5	V	5	Low-level coupling
Substrate clock voltage	Vфsuв	22.0	23.0	24.0	V	6	

# **Clock Equivalent Circuit Constant**


Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer clock	Сф∨1, Сф∨3		18000		pF	
and GND	Сф∨2, Сф∨4		15000		pF	
	СфV12, СфV34		18000		pF	
	Сф∨23, Сф∨41		10000		pF	
Capacitance between vertical transfer clocks	СфV13		6800		pF	
	Сф∨24		8200		pF	
Capacitance between horizontal transfer clock	Сфн1		18		pF	
and GND	Сфн2		27		pF	
Capacitance between horizontal transfer clocks	Сфнн		221		pF	
Capacitance between horizontal final stage transfer clock and GND	Сфін		8		pF	
Capacitance between reset gate clock and GND	СфRG		6		pF	
Capacitance between substrate clock and GND	Сфѕив		2700		pF	
Vertical transfer clock series resistor	R1, R2, R3, R4		18		Ω	
Vertical transfer clock ground resistor	RGND		3.9		Ω	
Horizontal transfer clock series resistor	Rфн		2.2		Ω	
Horizontal final stage transfer clock series resistor	RфLH		39		Ω	
Reset gate clock series resistor	Rørg		39		Ω	



Rφн Rφн Нф1А ≎ -₩---- Нф2А Сфнн Rφн Rφн -₩--₩/---- Нф2В Rфн Rφн Нф1С ≎ -₩---- Нф2С Сфн1 🛨 <del></del> Сфн2 7/7 7//

Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit




Reset gate clock equivalent circuit

# **Drive Clock Waveform Conditions**

# (1) Readout clock waveform



# (2) Vertical transfer clock waveform




VvH = (VvH1 + VvH2)/2

 $V_{VL} = (V_{VL3} + V_{VL4})/2$ 


 $V\phi V = VVHN - VVLN (n = 1 to 4)$ 

# (3) Horizontal transfer clock waveform




Cross-point voltage for the H $\phi$ 1 rising side of the horizontal transfer clocks H $\phi$ 1 and H $\phi$ 2 waveforms is Vcr. The overlap period for twh and twl of horizontal transfer clocks H $\phi$ 1 and H $\phi$ 2 is two.

# (4) Horizontal final stage transfer clock waveform



# (5) Reset gate clock waveform



VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, VRGL is the average value of VRGLH and VRGLL.


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming VRGH is the minimum value during the interval with twh, then:

$$V\phi RG = VRGH - VRGL$$

Negative overshoot level during the falling edge of RG is VRGLm.

# (6) Substrate clock waveform




# Clock Switching Characteristics (Horizontal drive frequency: 25MHz)

lt	Coursels al	twh		twl			tr			tf			11.2	Domorko	
Item	Symbol	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Remarks
Readout clock	VT		7.5						1.5			1.5		μs	During readout
Vertical transfer clock	Vφ1, Vφ2, Vφ3, Vφ4								2			2		μs	When using CXD1268M
Horizontal transfer	Нф1		15			15			5			5		ns	
clock	Нф2		15			15			5			5			
Horizontal final stage transfer clock	LΗφ		17			17			3			3		ns	*1
Reset gate clock	φRG		7						2			2		ns	
Substrate clock	φSUB		6											μs	When draining charge

<sup>\*1</sup> The phase of horizontal final stage transfer clock amplitude level 50% and horizontal transfer clock  $H\phi_2$  amplitude level 50% must be matched.

lt	Cumbal		two			Damada	
Item	Symbol	Min.	Тур.	Мах.	Unit	Remarks	
Horizontal transfer clock	<b>Н</b> ф1, <b>Н</b> ф2		17		ns		

# Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)




# **Image Sensor Characteristics**

 $(Ta = 25^{\circ}C)$ 


Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
G sensitivity	Sg	800	1000	1200	mV	1	1/30s accumulation
Sensitivity	Rr	0.42	0.57	0.72		4	
comparison	Rb	0.23	0.38	0.53	]	1	
Saturation signal	Vsat	900			mV	2	Ta = 60°C
Smear	Sm		-110	-90	dB	3	Frame readout mode, *1
\( \text{\text{\$\cdot\}} \\ \text{\$\cdot	CLLa			20	0/	4	Zone 0 and I
Video signal shading	SHg			25	%	4	Zone 0 to II'
Dark signal	Vdt			4	mV	5	Ta = 60°C, 3.08 frame/s
Dark signal shading	ΔVdt			2	mV	6	Ta = 60°C, 3.08 frame/s, *2
Line crawl G	Lcg			10	%	7	
Line crawl R	Lcr			10	%	7	
Line crawl B	Lcb			10	%	7	
Lag	Lag			0.5	%	8	

<sup>\*1</sup> After closing the mechanical shutter, the smear can be reduced to below the detection limit by performing vertical register sweep operation.

# **Zone Definition of Video Signal Shading**



# **Measurement System**



Note) Adjust the amplifier gain so that the gain between [\*A] and [\*B], and between [\*A] and [\*C] equals 1.

<sup>\*2</sup> Excludes vertical dark signal shading caused by vertical register high-speed transfer.


# **Image Sensor Characteristics Measurement Method**

#### Measurement conditions

(1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the frame readout mode is used.

(2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of the Gr/Gb signal output or the R/B signal output of the measurement system.

#### O Color coding of this image sensor & Readout



The primary color filters of this image sensor are arranged in the layout shown in the figure on the left (Bayer arrangement).

Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively.

For frame readout, the A1 and A2 lines are output as signals in the A field, and the B1 and B2 lines in the B field.

**Color Coding Diagram** 

# O Definition of standard imaging conditions

### (1) Standard imaging condition I:

Use a pattern box (luminance:  $706cd/m^2$ , color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

# (2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. G sensitivity, sensitivity comparison

Set to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (V<sub>Gr</sub>, V<sub>Gb</sub>, V<sub>R</sub> and V<sub>B</sub>) at the center of each Gr, Gb, R and B channel screen, and substitute the values into the following formulas.

$$VG = (VGr + VGb)/2$$

$$Sg = VG \times \frac{100}{30} [mV]$$

$$Rr = VR/VG$$

$$Rb = VB/VG$$

#### 2. Saturation signal

Set to the standard imaging condition II: After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

#### 3. Smear

Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (Gra, Gba, Ra, Ba), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 150mV.

After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]) independent of the Gr, Gb, R and B signal outputs, and substitute the values into the following formula.

$$Sm = 20 \times log \left( Vsm \div \frac{Gra + Gba + Ra + Ba}{4} \times \frac{1}{500} \times \frac{1}{10} \right) [dB] (1/10V \text{ method conversion value})$$

# 4. Video signal shading

Set to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum value (Grmax [mV]) and minimum value (Grmin [mV]) of the Gr signal output and substitute the values into the following formula.

SHg = 
$$(Grmax - Grmin)/150 \times 100$$
 [%]

#### 5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

# 6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

 $\Delta Vdt = Vdmax - Vdmin [mV]$ 

#### 7. Line crawl


Set to the standard imaging condition II. Adjusting the luminous intensity so that the average value of the Gr signal output is 150mV, and then insert R, G and B filters and measure the difference between G signal lines ( $\Delta$ Glr,  $\Delta$ Glg,  $\Delta$ Glb [mV]) as well as the average value of the G signal output (Gar, Gag, Gab). Substitute the values into the following formula.

$$Lci = \frac{\Delta Gli}{Gai} \times 100 \text{ [\%] (i = r, g, b)}$$


#### 8. Lag

Adjust the Gr channel output generated by the strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula.

 $Lag = (Vlag/150) \times 100 [\%]$ 





Frame Readout Mode Drive Timing Chart (Vertical Sync Accumulation Time Control by Mechanical Shutter)



Drive Timing Chart (Vertical Sync) Frame Readout Mode


Vertical Sync "c" Enlarged, "d" Enlarged





Drive Timing Chart (Vertical Sync "a" Enlarged, "b" Enlarged)





#### **Notes on Handling**

### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensors.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

#### 2) Soldering


- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.

#### 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.

- a) Operate in clean environments (around class 1000 is appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to too much mechanical shocks.

Unit: mm



23.3 ± 0.2

12.7 ± 0.3

21.0 ± 4.32

m

3.0

4 92

 $18.6 \pm 0.3$ 

1.50

77.0

"A" is the center of the effective image area.

1.50

2.0 ± 0.3

ā

2.0 ± 4.1

 $37.2 \pm 0.15$ 

 $35.2 \pm 0.2$ 

36.4

- The two points "B" of the package are the horizontal reference. The point "B" of the package is the vertical reference. ۲,
- The metal area "C" of the package bottom, and the top of the cover glass "D" are the height reference. რ
- The center of the effective image area relative to "**B**" and "**B**"  $(H, V) = (18.6, 12.7) \pm 0.03mm$ 4.

3.0

- The rotation angle of the effective image area relative to H and V is  $\pm$  1  $\hat{\cdot}$ . 5
- The height from the top of the cover glass "**D**" to the effective image area is  $1.20 \pm 0.15$ mm. The height from the bottom "C" to the effective image area is 1.40  $\pm$  0.15mm. 9
- The tilt of the effective image area relative to the bottom "C" is less than 150µm.
- The thickness of the cover glass is 0.7mm, and the refractive index is 1.5.
- The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.
- 10. Metal part at the bottom of a package is sticking out 0.1mm. from the surrounding plastic part.