

# HD49343NP/HNP

# CDS/PGA & 12-bit A/D Converter

R19DS0068EJ0200 Rev.2.00 Jul 06, 2012

## **Description**

The HD49343NP/HNP is a CMOS IC that provides CDS-PGA analog processing (CDS/PGA) suitable for CCD camera digital signal processing systems together with a 12-bit A/D converter in a single chip.

#### **Functions**

- Correlated double sampling
- PGA
- Serial interface control
- 12-bit ADC
- Operates using only the 3 V, ADC output
- Corresponds to switching mode of power dissipation and operating frequency


HD49343HNP: 200 mW, f\_max: 36 MHz HD49343NP: 120 mW, f\_max: 25 MHz

QFN 36-pin package


#### **Features**

- Suppresses the CCD reset noise by the correlated double sampling.
- High sensitivity can be achieved by 10 bit gray scale provided by PGA which can be set to -6 to 34 dB.
- PGA gain, S/H frequency response, pulse timing, etc., is achieved via a serial interface.
- High precision is provided by a 12-bit resolution A/D converter.
- Difference encoded gray code can be selected as an A/D output code. It is effective in suppression of solarization (wave pattern). It is patented by Renesas.

## **Block Diagram**



# **Pin Arrangement**



# **Pin Description**

| Pin No.            | Symbol              | Description  | I/O | Analog(A) or<br>Digital(D) | Remarks    |
|--------------------|---------------------|--|-----|----------------------------|------------|
| 1 to 9<br>34 to 36 | D0 to D11           | ADC digital output (D0: LSB, D11: MSB)                       | 0   | D                          | 2 mA/10 pF |
| 10                 | DV <sub>DD</sub> 2  | Digital power supply of ADC output part (3 V)                | _   | D                          |            |
| 11                 | DV <sub>DD</sub> 3  | Digital power supply of timing generator part (3 V)          | _   | D                          |            |
| 12                 | DV <sub>SS</sub> 3  | Digital ground of timing generator part (0 V)                | _   | D                          |            |
| 13                 | ADCLK               | ADCLK input  | I   | D                          |            |
| 14                 | PBLK                | Preblanking pulse input                                      | I   | D                          |            |
| 15                 | OBP                 | OBP input  | I   | D                          |            |
| 16                 | SP1                 | SP1 input  | I   | D                          |            |
| 17                 | ADC_in              | ADC input  | I   | D                          |            |
| 18                 | SP2                 | SP2 input  | I   | D                          |            |
| 19                 | AV <sub>SS</sub>    | Analog ground of CDS, PGA part (0 V)                         | _   | Α                          |            |
| 20                 | CDS_in              | CDS input pin (0.1 μF)                                       | -1  | Α                          |            |
| 21                 | FBC                 | Capacitor pin for Feed Back clamp (0.22 μF for SHC)          | 0   | Α                          |            |
| 22                 | SHC                 | $47 \Omega + 1000 pF$ to ground                              | _   | Α                          |            |
| 23                 | Bias                | Bias current settings pin (33 kΩ to ground)                  | 0   | Α                          |            |
| 24                 | AV <sub>DD</sub> 2  | Analog power supply of ADC part (3 V)                        | _   | Α                          |            |
| 25                 | VRT                 | ADC bias voltage of top side (0.1 µF to ground)              | 0   | Α                          |            |
| 26                 | VRB                 | ADC bias voltage of bottom side (0.1 µF to ground)           | 0   | А                          |            |
| 27                 | AV <sub>SS</sub> 2  | Analog ground of ADC part (0 V)                              | _   | А                          |            |
| 28                 | MON                 | Cp-sw, cpdm output   | 0   | D                          | 2 mA/10 pF |
| 29                 | CS                  | Serial communication pulse CS input                          | I   | D                          |            |
| 30                 | Sdata               | Serial communication pulse Sdata input                       | I   | D                          |            |
| 31                 | SCK                 | Serial communication pulse SCK input                         | I   | D                          |            |
| 32                 | DV <sub>DD</sub> 1  | Analog power supply of serial communication part (3 V)       | _   | D                          |            |
| 33                 | DV <sub>SS</sub> 12 | Ground of ADC output part of serial communication part (0 V) | _   | D                          |            |

# Input/Output Equivalent Circuit

|                | Pin Name                            | Equivalent Circuit                                  |
|----------------|-------------------------------------|---|
| Digital output | D0 to D11, MON                      | DIN Digital output                                  |
| Digital input  | PBLK, OBP, ADCLK,<br>CS, SCK, Sdata | Digital input — W—————————————————————————————————— |
| Analog         | CDS_in                              | AV <sub>DD</sub> Internally connected to VRT        |
|                | VRT, VRB                            | VRT2 VRT1 VRB AVDD                                  |

# **Absolute Maximum Ratings**

 $(Ta = 25^{\circ}C)$ 

| Item                  | Symbol                | Ratings                       | Unit |
|-----------------------|-----------------------|-------------------------------|------|
| Power supply voltage  | V <sub>DD</sub> (max) | 4.1                           | V    |
| Power dissipation     | Pt(max)               | 400                           | mW   |
| Operating voltage     | Vopr                  | 2.7 to 3.45                   | V    |
| Analog input voltage  | V <sub>IN</sub> (max) | -0.3 to AV <sub>DD</sub> +0.3 | V    |
| Digital input voltage | V <sub>I</sub> (max)  | -0.3 to DV <sub>DD</sub> +0.3 | V    |
| Operating temperature | Topr                  | -20 to +85                    | °C   |
| Storage temperature   | Tstg                  | -55 to +125                   | °C   |

Note: AV<sub>DD</sub> 1, 2, AV<sub>SS</sub>1, 2 are analog power source series of CDS, PGA, ADC.

DV<sub>DD</sub>1, DV<sub>SS</sub>1 are digital power source series of serial communication.

 $\mbox{DV}_{\mbox{\scriptsize DD}}\mbox{2, DV}_{\mbox{\scriptsize SS}}\mbox{2}$  are digital power source series of ADC output timing.

 $\mathsf{DV}_{\mathsf{DD}}3$ ,  $\mathsf{DV}_{\mathsf{SS}}3$  are digital power source series of timing generator.

## **Electrical Characteristics**

(Unless otherwise specified,  $Ta = 25^{\circ}C$ ,  $AV_{DD} = 3.0 \text{ V}$ ,  $DV_{DD} = 3.0 \text{ V}$ )

• CDS\_in, ADC\_in Mode Common Items

| Item                       | Symbol                | Min  | Тур   | Max  | Unit | Test Conditions                                     | Remarks                   |
|----------------------------|-----------------------|--|-------|--|------|---|---------------------------|
| Power supply voltage       | V <sub>DD</sub>       | 2.70   | 3.00  | 3.45   | V    | Select VRT = 2.0 V                                  |                           |
| range                      | $V_{DD2}$             | 3.10   | 3.30  | 3.45   | V    | Select VRT = 2.4 V                                  |                           |
| Conversion frequency       | f <sub>CLK</sub> _hi  | 25   | _     | 36   | MHz  |   | HD49343HNP                |
|                            | f <sub>CLK</sub> _low | 5.5  | _     | 25   | MHz  |   | HD49343NP                 |
| Digital input voltage      | V <sub>IH2</sub>      | $2.2 \times \frac{\text{DV}_{\text{DD}}}{3.0}$ | _     | $DV_{DD}$                                      | V    |   | All of digital input pins |
|                            | V <sub>IL2</sub>      | 0  | _     | $0.6 \times \frac{\text{DV}_{\text{DD}}}{3.0}$ | V    |   |                           |
| Digital output voltage     | V <sub>OH</sub>       | DV <sub>DD</sub> -0.5                          | _     | _  | V    | $I_{OH} = -1 \text{ mA}$                            | Digital output pins       |
|                            | V <sub>OL</sub>       | _  | _     | 0.5  | V    | $I_{OL} = +1 \text{ mA}$                            |                           |
| Digital input current      | I <sub>IH</sub>       | _  | _     | 50   | μА   | $V_{IH} = V_{DD}$                                   |                           |
|                            | I <sub>IL</sub>       | -50  | _     | _  | μΑ   | $V_{IL} = 0 V$                                      |                           |
| ADC resolution             | RES                   | _  | 12    | _  | bit  |   |                           |
| ADC integral linearity     | INL                   | _  | (8)   | _  | LSB  | f <sub>CLK</sub> = 20 MHz                           |                           |
| ADC differential linearity | DNL                   | _  | (0.6) | _  | LSB  | f <sub>CLK</sub> = 20 MHz                           | *1                        |
| Sleep current              | I <sub>SLP</sub>      | -100   | _     | 100  | μА   | Digital input pin is set to 0 V, output pin is open |                           |
| Standby current            | I <sub>STBY</sub>     | _  | 3     | 5  | mA   | Digital I/O pin is set to 0 V                       |                           |

Notes: 1. Differential linearity is the calculated difference in linearity errors between adjacent codes.

2. Values within parentheses () are for reference.



# **Electrical Characteristics** (cont.)

(Unless otherwise specified,  $Ta = 25^{\circ}C$ ,  $AV_{DD} = 3.0 \text{ V}$ ,  $DV_{DD} = 3.0 \text{ V}$ )

## • Items for CDS\_in Mode

| Item                       | Symbol             | Min        | Тур                 | Max       | Unit | Test Conditions           | Remarks          |
|----------------------------|--------------------|------------|---------------------|-----------|------|---------------------------|------------------|
| Consumption current        | I <sub>DD1</sub>   | _          | (40)                | _         | mA   | f <sub>CLK</sub> = 36 MHz | HD49343HNP       |
|                            | I <sub>DD2</sub>   | _          | (25)                | _         | mA   | f <sub>CLK</sub> = 25 MHz | HD49343NP        |
| CCD offset tolerance range | V <sub>CCD</sub>   | (-150)     | _                   | (150)     | mV   |                           |                  |
| Sampling timing            | t <sub>CDS1</sub>  | _          | (1.5)               | _         | ns   |                           | Refer to table   |
| specifications             | t <sub>CDS2</sub>  | Typ × 0.8  | 1/4f <sub>CLK</sub> | Typ × 1.2 | ns   |                           | 4                |
|                            | t <sub>CDS3</sub>  | _          | (1.5)               | _         | ns   |                           |                  |
|                            | t <sub>CDS4</sub>  | Typ × 0.8  | 1/4f <sub>CLK</sub> | Typ × 1.2 | ns   |                           |                  |
|                            | t <sub>CDS5</sub>  | Typ × 0.85 | 1/2f <sub>CLK</sub> | Typ × 1.0 | ns   |                           |                  |
|                            | t <sub>CDS6</sub>  | _          | (5)                 | _         | ns   |                           |                  |
|                            | t <sub>CDS7</sub>  | 11         | _                   | _         | ns   |                           |                  |
|                            | t <sub>CDS8</sub>  | 11         | _                   | _         | ns   |                           |                  |
|                            | t <sub>CDS9</sub>  | _          | (7)                 | _         | ns   |                           |                  |
|                            | t <sub>CDS10</sub> | _          | (16)                | _         | ns   |                           |                  |
| Clamp level                | CLP(00)            | _          | (56)                | _         | LSB  |                           | Clamp level =    |
|                            | CLP(09)            | _          | (128)               | _         | LSB  |                           | settings value   |
|                            | CLP(31)            | _          | (304)               | _         | LSB  |                           | × 8 + 56         |
| PGA gain at CDS_in         | PGA(0)             | -8         | -6                  | -4        | dB   |                           | At 1.0 V input,  |
|                            | PGA(256)           | 2          | 4                   | 6         | dB   |                           | when PGA         |
|                            | PGA(512)           | 12         | 14                  | 16        | dB   |                           | output is 1V, it |
|                            | PGA(768)           | 22         | 24                  | 26        | dB   |                           | is defined as    |
|                            | PGA(1023)          | 32         | 34                  | 36        | dB   |                           | 0dB              |

Note: Values within parentheses ( ) are for reference.

## • Items for ADC\_in Mode

| Item                       | Symbol             | Min        | Тур                   | Max        | Unit | Test Conditions                  | Remarks          |
|----------------------------|--------------------|------------|-----------------------|------------|------|----------------------------------|------------------|
| Consumption current        | I <sub>DD3</sub>   | _          | (30)                  | _          | mA   | f <sub>CLK</sub> = 36 MHz        |                  |
|                            | I <sub>DD4</sub>   | _          | (20)                  | _          | mA   | f <sub>CLK</sub> = 25 MHz        |                  |
| Timing specifications      | t <sub>ADC1</sub>  | _          | (6)                   | _          | ns   |                                  |                  |
|                            | t <sub>ADC2</sub>  | Typ × 0.85 | 1/2f <sub>ADCLK</sub> | Typ × 1.15 | ns   |                                  |                  |
|                            | t <sub>ADC3</sub>  | Typ × 0.85 | 1/2f <sub>ADCLK</sub> | Typ × 1.15 | ns   |                                  |                  |
|                            | t <sub>ADC4</sub>  | _          | (14.5)                | _          | ns   |                                  |                  |
|                            | t <sub>ADC5</sub>  | _          | (23.5)                | _          | ns   |                                  |                  |
| Input current at ADC input | IIN <sub>CIN</sub> | -110       | _                     | 110        | μА   | V <sub>IN</sub> = 1.0 V to 2.0 V |                  |
| Clamp level at ADC input   | OF2                | 1848       | 2048                  | 2248       | LSB  |                                  |                  |
| PGA gain at ADC_in         | GSL(0)             | -8         | -6                    | -4         | dB   |                                  | At 1.0 V input,  |
|                            | GSL(128)           | -3         | -1                    | 1          | dB   |                                  | when PGA         |
|                            | GSL(256)           | 2          | 4                     | 6          | dB   |                                  | output is 1V, it |
|                            | GSL(384)           | 7          | 9                     | 11         | dB   |                                  | is defined as    |
|                            | GSL(511)           | 12         | 14                    | 16         | dB   |                                  | 0dB              |

Note: Values within parentheses ( ) are for reference.

#### **Internal Functions**

### **Functional Description**

- CDS input
  - CCD low-frequency noise is suppressed by CDS (correlated double sampling).
  - The signal level is clamped at 56 LSB to 304 LSB by resister during the OB period. \*1
  - Gain can be adjusted using 10 bits of register within the range from –6 to 34 dB.
- Automatic offset calibration of PGA and ADC
- DC offset compensation feedback for CCD and CDS
- Pre-blanking
  - Digital output is fixed at clamp level.

Note: 1. It is not covered by warranty when 56 LSB settings.

#### **Operating Description**

Figure 1 shows function block of this LSI.




Figure 1 Functional Block Diagram of CDS/PGA Part

## 1. CDS (Correlated Double Sampling) Circuit

The CDS circuit extracts the voltage differential between the black level and a signal level. The black level is directly sampled at C1 by using the SP2 pulse, buffered by the SHAMP, then provided to the CDSAMP.

The difference between these two signal levels is extracted by the CDSAMP, which also operates as a programmable gain amplifier at the previous stage.

The CDS input is biased with VRT (2.0 V or 2.4 V)

During the PBLK period, the above sampling and bias operation are paused.

#### 2. PGA Circuit

The PGAMP is the programmable gain amplifier for the latter stage. The PGAMP and the CDSAMP set the gain using 10 bits of register.


The equation below shows how the gain changes when register value N is from 0 to 1023.

Gain =  $-6 \text{ dB} + 0.04 \text{ dB} \times \text{N}$  (Log linear)

#### 3. OB Clamp

Feedback is done to set the black signal level input during the OB period to the DC standard, and all offsets (including the CCD offset and the CDSAMP offset) are compensated for.

The offset from the ADC output is calculated during the OB period, and SHAMP feedback capacitor C3 is charged by the current DAC.



## **Serial Interface Specifications**

# **Serial Interface Specifications**




Figure 2 Serial Interface Timing Specifications

Table 1 Serial Data Function List

| Address | D0       | D1     | D2      | D3  | D4       | D5   | D6    | D7    | D8     | D9  | D10   | D11    | D12    | D13   | D14  | D15                         |   |
|---------|----------|--------|---------|-----|----------|------|-------|-------|--------|-----|-------|--------|--------|-------|------|-----------------------------|---|
|         |          |        |         |     |          |      |       |       |        |     |       |        |        |       |      |                             | PGA gain: -6 to 34dB (0.04dB/step)                      |
|         |          |        |         |     |          |      |       |       |        |     |       |        |        |       |      |                             | D4: LSB, D13: MSB                                       |
| 0       | PGA gain |        |         |     |          |      |       |       | PGA    |     |       |        |        |       | Bias | _                           | D15, D14: Bias_sel:                                     |
|         | 0        | 0      | 0       | 0   | D4       | D5   | D6    | D7    | D8     | D9  | _     | _      | D12    | D13   |      | D15                         |   |
|         |          | )efaul |         | ie  | 0        | 0    | 0     | 0     | 0      | 0   | 0     | 0      | 0      | 0     | 0    | 0                           | After 2,3obp: 8clk biasing                              |
|         |          | Fil    | _       |     | _        | PF_s |       |       | _      |     | v_sel |        | sha_   |       |      | stby                        | LPF_sel: LPF selection of 5 to 56MHz                    |
| 1       | 1        | 0      | 0       | 0   | D4       | D5   | D6    |       | D8     | D9  | _     | _      | D12    |       |      |                             |   |
|         |          | )efaul | t valu  | ie  | 1        | 1    | 0     |       | 0      | 0   | 0     | 1      | 0      | 1     | 0    | 0                           | slp, stby: Normally 0 settings                          |
|         |          |        |         |     |          |      |       |       |        |     |       |        |        |       |      |                             | clamp: Setting value × 8+56                             |
|         |          | lamp   |         |     |          |      |       |       |        |     | Pola  | r sele |        |       |      |                             | obp_W: 8clk detection at 0, 4clk detection at 1         |
| 2       |          | olar s | electi  | on  |          |      |       |       |        | obp |       | obp    | ١.     |       |      | Re                          | Polar selection; 0 = Negative, 1 = Positive             |
|         | R        | eset   |         |     |          |      | clamp |       |        | _W  |       | inv    | inv    | pwr   | calb | set                         | Lo-pwr: Guarantee 36MHz at 0, Guarantee 25MHz at 1      |
|         | 0        | 1      | 0       | 0   | D4       | D5   | D6    | D7    | D8     | D9  | D10   | D11    |        | D13   |      | D15                         |   |
|         |          | )efaul | t valu  | ie  | 1        | 0    | 0     | 1     | 0      | 0   | 0     | 0      | 0      | 1     | 0    | 1                           | Reset: Software reset at 0, Normally 1 settings         |
|         |          |        |         |     |          | Dun  | nmy c | lamp  |        |     |       | Others |        |       |      |                             | cpdm_th/i: Dummy clamp settings                         |
|         | D        | ummy   | / clan  | np  |          |      |       |       |        | VRT | Vref  | \ /    |        |       | ADC  | VRT_sel: 2.0/2.4V switching |   |
| 3       | Of       | hers   |         |     |          | odm_ | •     |       | lm_i   |     | sel   | off    | \off   |       |      | _in                         | Vref_off: Bias off of VRT, VRB                          |
|         | 1        | 1      | 0       | 0   | D4       | D5   | D6    | D7    | D8     |     | _     | _      | +      | D13   | D14  |                             | ADC_in: ADC input mode at 1                             |
|         |          | efaul) | t valu  | ie  | 0        | 0    | 0     | 0     | 0      |     | 0     | 0      | / 0 \  |       |      | 0                           |   |
|         |          |        |         |     |          |      |       |       |        |     |       |        |        |       |      |                             | Gray Standard phase: Move between 0 to 3clk             |
|         |          |        |         |     |          |      |       |       |        |     |       |        |        |       |      |                             | adclk phase: Positive/Negative edge selection           |
|         |          |        |         |     |          |      |       | entia | code   |     |       | Outp   | ut fix | ation |      |                             | 10/12: Bit number of gray conversion                    |
| 4       |          |        |         |     | Stan     | dard | adclk |       | differ |     | Gry   | test   |        |       |      |                             | Gry, difference: On/Off of differential coded gray code |
|         | Dif      | feren  | tial co | ode | pha      | ase  | phase | Gry   | ence   | 12  | ref   | 0      | MINV   | LINV  |      |                             | Gry_ref: 0 = 2 Pixel standard, 1 = 1 Pixel standard     |
|         | 0        | 0      | 1       | 0   | D4       | D5   | D6    | D7    | D8     | D9  | D10   | D11    | D12    | D13   |      |                             | Output fixation: test0, MINV, LINV                      |
|         |          | efaul) | t valu  | ıe  | 0<br>MON | 0    | 0     | 0     | 0      | 0   | 0     | 0      | 0      | 0     |      |                             | (Refer to HD49330 for details)                          |
|         |          |        |         |     |          |      |       |       |        |     |       |        |        |       |      |                             | MON: cp-sw at 0, cpdm at 1                              |
| 5       | 1        | 0      | 1       | 0   | D4       | D5   | D6    | D7    | D8     | D9  | D10   | D11    | D12    | D13   | D14  | D15                         |   |
|         |          | efaul) | t valu  | ie  | 1        | 1    | 0     | 0     | 0      | 0   | 0     | 1      | 0      | 1     | 0    | 0                           |   |

Table 1 Serial Data Function List (cont.)

| Address | D0            | D1       | D2        | D3 | D4  | D5   | D6 | D7  | D8         | D9  | D10  | D11  | D12  | D13 | D14  | D15  | Remarks  |
|---------|---------------|----------|-----------|----|-----|------|----|-----|------------|-----|------|------|------|-----|------|------|--|
|         |               |          |           |    |     |      |    |     |            |     |      |      |      |     |      |      | cpad sel: pad test. Normally 0 settings  |
|         |               |          |           |    |     |      |    |     |            |     |      |      |      |     |      |      | winck sel: High clamp compensation window width  |
|         |               |          |           |    |     |      |    |     |            |     |      |      |      |     |      |      | 0: ×32, 1: ×64, 2: ×128, 3: ×16  |
|         |               |          |           |    |     |      |    |     |            |     |      |      |      |     |      |      | wide_obp: Correspond to wide OB  |
|         |               |          |           |    |     |      |    |     |            |     |      |      |      |     |      |      | pblk act: OBP in a PBLK period is valid  |
| 6       |               |          |           |    |     |      |    |     |            |     |      |      |      |     |      |      | wob_vth1: Switching 200μA current of for wide OB   |
|         |               |          |           |    |     |      |    |     |            |     |      |      |      |     |      |      | 0: 63cnt, 1: 200cnt  |
|         |               |          | _         |    |     | cpad |    | nck |            | 1   | pblk | _    |      |     | wob_ | clp_ | clp_Hsel: Continuing H number after high speed lead-in                                     |
|         |               | new      | func      |    | D.4 | sel  | S  |     | -          | obp | act  | vth1 | clp_ |     | j    | 1    | 0: 1H, 1: 2H, 2: 4H, 3: 8H   |
|         | 0             | 1        | 1         | 0  | D4  | D5   | D6 | D7  | D8         | D9  |      |      | D12  |     |      | D15  |  |
|         | L             | Jetau    | lt valu   | е  |     | 0    | 0  | 0   |            | 0   | 0    | 0    | 0    | 0   | 0    | 0    | clp_I: D15 = 1 1/2 Half of normal clamp current Test bit is bit for testing at the time of |
|         |               | to       | st1       |    |     |      |    |     |            |     |      |      |      |     |      |      | shipment in our company. Usually,  |
| 7       | 1             | 1        | 1         | 0  | D4  | D5   | D6 | D7  | D8         | D9  | D10  | D11  | D12  | D13 | D14  | D15  | please set up an all 0 or do not transmit.   |
|         | <u> </u>      | <u> </u> | lt valu   | _  | 0   | 0    | 0  | 0   | 0          | 0   | 0    | 0    | 0    | 0   | 0    | 0    | D10: 1 Pulse output regardless of the cpdm function.                                       |
|         |               | Joiaa    | it vala   |    |     |      |    |     |            |     |      |      |      |     |      |      | 2 to. 11 also susper regardless of the spant fallonon.                                     |
| 8       | 0             | 0        | 0         | 1  | D4  | D5   | D6 | D7  | D8         | D9  | D10  | D11  | D12  | D13 | D14  | D15  |  |
|         |               | Defau    | lt valu   | е  |     |      |    |     |            |     |      |      |      |     |      |      |  |
|         |               |          |           |    |     |      |    |     |            |     |      |      |      |     |      |      |  |
| 9       | 1             | 0        | 0         | 1  | D4  | D5   | D6 | D7  | D8         | D9  | D10  | D11  | D12  | D13 | D14  | D15  |  |
|         |               | Defau    | lt valu   | е  |     |      |    |     |            |     |      |      |      |     |      |      |  |
|         |               |          |           |    |     |      |    |     |            |     | wc   | _    | wo   | _   | WO   | _    | wob_vth1: Switching 200μA current of for wide OB   |
| 10      |               |          |           |    |     |      |    |     |            | -   |      | h1   | vtl  |     | vtl  | -    | wob_vth2: Switching 20μA current of for wide OB  |
|         | 0             | 1        | 0         | 1  | D4  | D5   | D6 | D7  | D8         | D9  |      |      | D12  |     |      |      | wob_vth3: Switching 2μA current of for wide OB   |
|         | L             |          | lt valu   | е  |     |      |    |     |            | الم | 0    | 0    | 0    | 0   | 0    | 0    | ander di Calant O to 101Calla (F. cam 14 alla)   |
| 11      | 1             | cpa      | m_dl<br>n | 1  | D4  | D5   | D6 | D7  | odm_<br>D8 | D9  | D10  | D11  |      | D13 | D14  |      | cpdm_dl: Select 0 to 1016clk (Every 4clk) (Default value = 0, Pulse stopping at all 1)     |
| ''      |               | <u> </u> | lt valu   |    | 0   | 0    | 0  | 0   | 0          | 0   | 0    | 0    |      | סוס | D14  |      | Pulse phase = Data × 4 (clk)   |
|         |               |          | st2       | -  | 0   | U    | 0  | 0   |            | 0   |      |      |      |     |      |      | Tuise priase - Data × 4 (Cik)  |
| 12      | 0             | 0        | 1         | 1  | D4  | D5   | D6 | D7  | D8         | D9  | D10  | D11  | D12  | D13 | D14  | D15  |  |
|         |               | Defau    | lt valu   | e  | 0   | 0    | 0  | 0   | 0          | 0   | 0    | 0    | 0    | 0   | 0    | 0    |  |
|         | test3         |          |           |    |     |      |    |     |            |     |      |      |      |     |      |      |  |
| 13      | 1 0 1 1       |          | 1         | D4 | D5  | D6   | D7 | D8  | D9         | D10 | D11  | D12  | D13  | D14 | D15  |      |  |
|         | Default value |          | 0         | 0  | 0   | 0    | 0  | 0   | 0          | 0   | 0    | 0    | 0    | 0   |      |      |  |
|         |               | te       | st4       |    |     |      |    |     |            |     |      |      |      |     |      |      |  |
| 14      | 1             | 1        | 1         | 0  | D4  | D5   | D6 | D7  | D8         | D9  |      |      | D12  |     |      |      |  |
|         |               | \_£      | lt valu   | _  | 0   | 0    | 0  | 0   | 0          | 0   | 0    | 0    | 0    | 0   | 0    | 0    |  |

Note: Address 15 is not in use.

## • Control of wide OB

|          | Curren<br>wo | t Value<br>b_i | Т   | he Numbe<br>wob_tl | r of Coun<br>11, 2, 3 | ts       | Remarks  |
|----------|--------------|----------------|-----|--------------------|-----------------------|----------|--|
|          | 0            | 1              | 0   | 1                  | 2                     | 3        |  |
| Iclp_th1 | 200μΑ        | 400μΑ          | 15  | 63                 | 200                   | Infinity | Only when an address 11 is 0, the setting value of |
| Iclp_th2 | 20μΑ         | 40μΑ           | 127 | 255                | 511                   | Infinity | an address 6 reflects the number of counts.        |
| Iclp_th3 | 2μΑ          | 4μΑ            | 511 | 1023               | Infinity              | Infinity |  |

#### **Explanation of Serial Data**

• PGA Gain (D4 to D13 of address 0) Refer to the P.4 block diagram for details. A gain shifts 3 dB by voltage setup (D12 of address 4) of VRT. PGA gain:  $-6dB + 0.04 dB \times N$  (Log linear)




Figure 3 Level Dia of PGA




Figure 4 PGA Gain Characteristics

LPF\_sel (D4 to D6 of address 1) Frequency band restrictions of a CDS input part are chosen.

| LPF_sel | Sensor Frequency |
|---------|------------------|
| 0       | 6 MHz            |
| 1       | 12 MHz           |
| 2       | 18 MHz           |
| 3       | 25 MHz           |
| 4       | 30 MHz           |
| 5       | 35 MHz           |
| 6       | 40 MHz           |
| 7       | 50 MHz           |

Although S/N will rise if a frequency band is lowered, but opposite side amplifier operation becomes slow and which problem with line crawl and insufficient gain occurs. Please choose a high point from the actually used frequency.

About LFP\_sel, followings are only testing guaranteed.

- (1) At Low Power mode: Data = 3
- (2) At Normal Power mode: Data = 6

SHSW\_fsel, SHA\_fsel (D8 to D13 of address 1)
 Filtering processing is performed to the precharge part sampled by SP1. The cutoff frequency at this time can be chosen.

**Table 1 SHSW Time Constant Setting** 

| SHSW_fsel Data | Cutoff Frequency (MHz) |
|----------------|------------------------|
| 0              | 72                     |
| 1              | 69                     |
| 2              | 63                     |
| 3              | 60                     |
| 4              | 54                     |
| 5              | 51                     |
| 6              | 45                     |
| 7              | 42                     |
| 8              | 36                     |
| 9              | 33                     |
| 10             | 27                     |
| 11             | 24                     |
| 12             | 18                     |
| 13             | 15                     |
| 14             | 9                      |
| 15             | 6                      |

**Table 2 SHAMP Frequency Characteristics Setting** 

| SHA_fsel Data | Cutoff Frequency (MHz) |
|---------------|------------------------|
| 0             | 116                    |
| 1             | 75                     |
| 2             | 56                     |
| 3             | 32                     |




Figure 5 The Effect by SHSW\_fsel, SHA\_fsel

Note: S/N changes with data selections of SHSW\_fsel, SHA\_fsel, as shown in figure 5. Please find the optimal value with evaluating a picture.

- SLP and STBY (D14, D15 of address 1)
  - SLP: Stop the all of circuit. Consumption current should below 10  $\mu A$  at CDS section.

When returning is necessary, please start up from an offset calibration  $\{(3)$  of figure  $6\}$ .

STBY: Operates with only a standard voltage generating circuit. Consumption current is about 3 mA Please expect about 20 H as time to stabilize a feedback clamp by return.

• Clamp level (D4 to D8 of address 2)

Clamp level = Setting data  $\times$  8 + 56

D4: LSB, D8: MSB

Default value is set to  $9 \times 8 + 56 = 128$ 

• Clamp high-speed lead-in (D6, D7, D12, D13 of address 6)

If a PGA gain is changed, it will shift to high-speed lead-in operation automatically, and a feedback loop gain will be controlled by the magnification which set by D6 and D7. During end of the high speed lead-in to returning normal loop gain, high-speed lead-in mode is continuing until H count number which set by D12, D13. (High-speed lead-in operation is continuing during offset error is more than 32 LSB, and it returns to normal loop gain in the H counter number which set by D12, D13 is countered.)

In the usual clamp operation, the open loop differentiation gain ( $\Delta Gain/\Delta H$ ) of per 1 H is given by the lower formula. (1 H is 1 cycle of OBP)

 $\Delta$ Gain/ $\Delta$ H = 0.01/(fclk × C3) (fclk: ADCLK frequency, C3: External capacity of FBC)

Ex): fclk = 20 MHz, C3 = 0.1  $\mu$ F  $\rightarrow \Delta$ Gain/ $\Delta$ H = 0.005

DC offset compensation amount per 1 H (LSB) = 0.005 × Offset error amount (LSB) \*

Note: There is a maximum value in the above-mentioned amount of offset errors.

On the other hand, in high-speed lead-in operation, speed changes as follows.

Ex): fclk = 20 MHz, C3 = 0.1  $\mu$ F  $\rightarrow$  32  $\times$   $\Delta$ Gain/ $\Delta$ H = 0.16

DC offset compensation amount per 1 H (LSB) = 0.16 × Offset error amount (LSB)

When the error of about 500 LSB arises by high-speed lead-in operation, it can lead in a target clamp level by about 20 H.

• Wide\_obp (D9 of address 6)

When D9 = 1, it corresponds to wide OBP. When the width of OBP is  $63 \pm 1$  or more clks, it recognizes automatically that it is wide and detection & compensation is performed every clk. In using this function, please contact to our company sales.

• OBP W (D9 of address 2)

Clamp detection is changed to 4 pixels at the time of 8 pixels and D9 = 1 at the time of D9 = 0.

• Each polar selection (D10 to D12 of address 2)

| Data | Name     | Contents  |
|------|----------|---|
| D11  | OBP_inv  | Polar selection of OBP.                                       |
|      |          | Input the negative pulse at 0. Input the positive pulse at 1. |
| D12  | PBLK_inv | Polar selection of PBLK                                       |
|      |          | Input the negative pulse at 0. Input the positive pulse at 1. |
|      |          | PBLK_inv is conjunction with SP_inv.                          |

• Low\_pwr (D13 of address 2)

It guarantees to sensor clk = 36 MHz at the time of D13 = 0. (HD49343HNP)

It guarantees to sensor clk = 25 MHz at the time of D13 = 1. (HD49343NP)

Calibration and Reset (D14, D15 of address 2)

By performing Software Reset and a calibration only once at the time of a power supply, a bias gap of an internal circuit is canceled automatically. (Offset calibration) Please be sure to perform by this LSI.

An automatic offset calibration adjusts DC voltage of DAC added to the output of PGA amplifier.

The clamp data (56 LSB to 304 LSB) based on a register setup is added to the data which cancels output offset of PGA amplifier and input offset of ADC, and it is given to this DAC.

Automatic offset calibration starts automatically after the Reset mode release by register setup, and it ends after 40000 (adclk). (In case of fclk = 20 MHz: 2.0 ms, In case of fclk = 10 MHz: 4.0 ms)




Figure 6 Operation Sequence of at Power ON

• Dummy clamp (D4 to D8 of address 3)

When a intense highlight like a solar is photoed, light leaks also to the OB part of a sensor and a clamp mistake is occurred. In order to prevent this incorrect operation, when the level difference of the OB part and a dummy part is supervised and it becomes the conditions of OB part > dummy part + cpdm\_th, it changes to the clamp in a dummy level automatically. It becomes the amount of current which also set up simultaneously the feedback current at the time of Dummy on by cpdm\_i.

The cpdm pulse for performing a dummy clamp is generated by the following formulas from delay of PBLK.

Cpdm phase = PBLK phase + (address 11)

If a cpdm phase is set as the portion of Shutter noise, it may incorrect-operate. When incorrect operation cannot be prevented, please turn off a function as  $cpdm_th = 0$ .

Moreover, since clamp mistake voltage is also changed by the PGA gain, please control cpdm\_th for a gain to be interlocked with.




Figure 7 Composition of Dummy Clamp Circuit

• VRT\_sel (D10 of address 3)

When D10 = 0, VRT is 2.0 V,

when D10 = 1, VRT is 2.4 V are chosen.

However, when set to as D10 = 1, more than in 3.1 V  $AV_{DD}$  voltage as conditions.

| VRT_sel | VRT Voltage | CDS Input Range | ADC Dynamic Range | AV <sub>DD</sub> Condition |
|---------|-------------|-----------------|-------------------|----------------------------|
| 0       | 2.0 V       | 1.4 Vp-p        | 1.0 Vp-p          | Min = 2.7 V                |
| 1       | 2.4 V       | 2.0 Vp-p        | 1.4 Vp-p          | Min = 3.1 V                |

### • Vref\_off (D11 of address 3)

At the time of D11 = 1, VRB and VRT intercept the supply from the inside of LSI, and the voltage supply from the outside becomes available.

When making parallel connection, gain variation etc. can be suppressed by setting up as a master/a slave, as shown in the following figure.

When external supply mode is chosen, please perform an offset calibration in the state of the voltage.

• ADC\_in (D15 of address 3)

When D15 = 0, Normal CDS operation mode,

or when D15 = 1, ADC\_in mode for testing (bias is about 1.0 V at this time) are chosen.

### • MON (D4 of address 5)

| Data | MON Pin |
|------|---------|
| 0    | cp-sw   |
| 1    | cpdm    |

• Gray code (D4 to D10 of address 4)

ADC output code can be changed by differential coded gray SW (D7, D8) as followings.

D7: 0 Binary code :1 Gray code

D8: 0 Normal :1 Differential code

When switching the several of ADC out put at the same time, ripple (pseudo outline caused by miss quantization) occurs to the image. Differential code and gray code are recommended for this countermeasure. Figure 8 indicates circuit block. When luminance signal changes are smoothly, the number of bit of switching digital output bit can be reduced and easily to reduce the ripple using this function.

This function is especially effective for longer the settings of sensor more than clk = 30 MHz, and ADC output. In using this code, a complex circuit is needed by the DSP side. Figure 10 indicates the example.

| Standard   | Standard   | Standard Data Output Timing   |
|------------|------------|-------------------------------|
| Phase (D4) | Phase (D5) | at Differential Code Selected |
| 0          | 0          | Third and fourth (Third)      |
| 1          | 0          | Fourth and fifth (Fourth)     |
| 0          | 1          | Fifth and sixth (Fifth)       |
| 1          | 1          | Sixth and seventh (Sixth)     |

Note: Color filter is different from odd/even pixel, so considers 2 pixels of a head as a standard. When the inside of ( ) makes a standard 1 pixel.

adclk phase (D6): ADCLK polarity to OBP
 When 0: select positive edge

When 1: select negative edge

• 10/12 (D9): Binary→Gray convert bit number

When 0: select 12 bit When 1: select 10 bit

• Gry\_ref (D10): The number of standard pixel

When 0: select 2 pixel When 1: select 1 pixel




Figure 8 Differential code, Gray code Circuit




Figure 9 Timing Specification of Differential code




Figure 10 Complex Circuit Example at the DSP Side




Figure 11 The Timing of H.BLK Period




Figure 12 The Timing of V.BLK Period

## **Pipeline Delay**

The output timing figure at the time of using each input terminal of CDS\_in and ADC\_in for figure 13 is shown.




Figure 13 Output Timing Figure at the Time of Using Each Input Terminal of CDS\_in and ADC\_in

- As for an ADC output (D0 to D11), both input mode is outputted by the rising edge of ADCLK.
- The pipeline delay at the time of CDSIN in use is 10 clocks and ADC\_in in use is 9 clocks.
- The input signal sampling at the time of ADC\_in input mode is performed by the rising edge of ADCLK.
- The pipeline delay increases 1 more clock when using the differential code.

## **Detailed Timing Specifications**

### Detailed Timing Specifications when CDS\_in Mode is Used

Figure 14 shows the detailed timing specifications when the CDS\_in input mode is used, and table 4 shows each timing specification.




Figure 14 Detailed Timing Chart when CDS\_in Input Mode is Used

| Table 4 T | imina Spe | cifications | when the | CDS | in Input | Mode is l | Jsed |
|-----------|-----------|-------------|----------|-----|----------|-----------|------|
|-----------|-----------|-------------|----------|-----|----------|-----------|------|

| No.      | Timing  | Symbol              | Min        | Тур                 | Max        | Unit |
|----------|---|---------------------|------------|---------------------|------------|------|
| (1)      | Black-level signal fetch time                   | t <sub>CDS1</sub>   | _          | (1.5)               | _          | ns   |
| (2)      | SP1 low period                                  | t <sub>CDS2</sub>   | Typ × 0.8  | 1/4f <sub>CLK</sub> | Typ × 1.2  | ns   |
| (3)      | Signal-level fetch time                         | t <sub>CDS3</sub>   |            | (1.5)               | _          | ns   |
| (4)      | SP2 low period                                  | t <sub>CDS4</sub>   | Typ × 0.8  | 1/4f <sub>CLK</sub> | Typ × 1.2  | ns   |
| (5)      | SP1 rising to SP2 rising time                   | t <sub>CDS5</sub>   | Typ × 0.85 | 1/2f <sub>CLK</sub> | Typ × 1.00 | ns   |
| (6)      | SP1 rising to ADCLK rising inhibition time      | t <sub>CDS6</sub>   |            | (5)                 | _          | ns   |
| (7), (8) | ADCLK t <sub>WH</sub> min./t <sub>WL</sub> min. | t <sub>CDS7,8</sub> | 11         |                     | _          | ns   |
| (9)      | ADCLK rising to digital output hold time        | t <sub>CHLD9</sub>  | _          | (7)                 | _          | ns   |
| (10)     | ADCLK rising to digital output delay time       | t <sub>COD10</sub>  | _          | (16)                | _          | ns   |

Notes: 1. The value specified on frequency of operation is the case where " $t_{CDS5}$ " is being protected. Even if the frequency used is in specification, when this time is short, it becomes equivalent to the operation of high frequency. Moreover, please set up max of  $t_{CDS5}$  as  $1/2f_{CLK}$ .

2. SP1 at the time of single sampling mode needs to set it as the phase shifted 180° to SP2.

## **OBP Detailed Timing Specifications**

Figure 15 shows the OBP detailed timing specifications.

The OB period is from the fifth to the twelfth clock cycle after the OB pulse is input. The average of the black signal level is taken for eight input cycles during the OB period and becomes the clamp level (DC standard).




Figure 15 OBP Detailed Timing Specifications

### **Detailed Timing Specifications at Pre-Blanking**

Figure 16 shows the pre-blanking detailed timing specifications.




Figure 16 Detailed Timing Specifications at Pre-Blanking

## Detailed Timing Specifications when ADC\_in Input Mode is Used

Figure 17 shows the detailed timing chart when ADC\_in input mode is used, and table 5 shows each timing specification.





Figure 17 Detailed Timing Chart when ADC\_in Input Mode is Used

Table 5 Timing Specifications when ADC\_in Input Mode is Used

| No.      | Timing  | Symbol               | Min        | Тур                   | Max        | Unit |
|----------|---|----------------------|------------|-----------------------|------------|------|
| (1)      | Signal fetch time                               | t <sub>ADC1</sub>    |            | (6)                   |            | ns   |
| (2), (3) | ADCLK t <sub>WH</sub> min./t <sub>WL</sub> min. | t <sub>ADC2, 3</sub> | Typ × 0.85 | 1/2f <sub>ADCLK</sub> | Typ × 1.15 | ns   |
| (4)      | ADCLK rising to digital output hold time        | t <sub>AHLD4</sub>   | _          | (14.5)                | _          | ns   |
| (5)      | ADCLK rising to digital output delay time       | t <sub>AOD5</sub>    | _          | (23.5)                | _          | ns   |

## **Example of External Circuit**




# **Check Item**

Please check following items for use.

| No. | Item                     | Contents   | Judgment |
|-----|--------------------------|--|----------|
| 1   | Input pulse polarity     | Are the polarity of OBP and PBLK and the polarity set as D11-D12 of an address 2 match?  |          |
| 2   | Input pulse timing       | Do SP1 and SP2 keep the relation of Figure 14 and Table 4?  Note: Since especially tCDS5 becomes equivalent to frequency of operation. Moreover, as for SP1 and SP2, a Low period should not overlap.  |          |
|     |                          | Is the ADCLK rising set up near SP1 falling edge? (Figure 14, Table 4)  Are an ADCLK rising and OBP falling edge separated ±5 ns or more?  |          |
|     |                          | (Figure 9)  Is the margin for ±5 ns or more in the edge of the ADCLK rising to PBLK?  Is it satisfactory to an OBP phase and a CPDM phase?  (Figure 11 and 12)   |          |
| 3   | Output timing            | Is a margin in the latch phase of an ADC output and DSP?  When using differential code, does not a standard signal phase have a problem? (Figure 9 and 11)   |          |
| 4   | Power supply voltage     | When VRT voltage = 2.4 V are chosen, more than Vdd = 3.1 V is required.  |          |
| 5   | Offset calibration       | Is the offset calibration of Figure 6 performed at the time of a power on?   |          |
| 6   | S/N improvement          | Adjustment of SP1 and SP2 phase. Adjustment of an ADCLK phase. When adjustment finishes, re-check about item 2.  Filter adjustment of LPF_sel, SHSW_fsel, and SHA_fsel.  |          |
| 7   | Clamp operation          | The capacitor of FBC becomes the relation of a trade-off of high-speed lead in of a horizontal line noise and a clamp. Please check both characteristics and determine the optimal value.  A clamp mistake is made to induce and data and pulse timing of a dummy clamp are set up. Please see a margin with the time of alumnus clamp.  |          |
| 8   | The notes about hardware | Take large Gnd as much as possible.  Please separate an analog power supply and a digital power supply by L etc.  Please arrange an input pulse, a serial communication line, etc. not to jump in to an analog part.  An ADC output is extended for a long time, or 30 MHz or more in carrying out high-speed operation, it becomes easy to generate a ripple. In such a case, feed in about 100 Ω into 12 ADC output pins as dumping resistance in series, or please try reduction using differential code. |          |

## **Package Dimensions**



#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information,
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries, (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Milliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Ha Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 i. nunLu Haidian District. Beiiing 100083. P.R.China

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852 2869-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

тинивова специонизь манаузна эцп. Бли.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141

© 2012 Renesas Electronics Corporation. All rights reserved.