CXD3408GA

Timing Generator and Signal Processor for Frame Readout CCD Image Sensor

Description

The CXD3408GA is a timing generator and CCD signal processor IC for the ICX406 CCD image sensor.

Features

- · Timing generator functions
 - Horizontal drive frequency 18MHz (base oscillation frequency 36MHz)
 - Supports frame readout/draft (quadruple speed) /AF (auto-focus)
 - High-speed/low-speed shutter function
 - Horizontal and vertical drivers for CCD image sensor
- CCD signal processor functions
 - Correlated double sampling
 - Programmable gain amplifier (PGA) allows gain adjustment over a wide range (-6 to +42dB)
 - 10-bit A/D converter
- Chip Scale Package (CSP):
 CSP allows vast reduction in the CCD camera block footprint

Applications


Digital still cameras

Structure

Silicon gate CMOS IC

Applicable CCD Image Sensors

ICX406 (1/1.8", 3980K pixels)



Absolute Maximum Ratings

Supply voltage

VDDa, VDDb, VDDc, VDDd Vss – 0.3 to +7.0	-
VDDe, VDDf, VDDg Vss - 0.3 to +4.0	V
VL -10.0 to Vss	V
VH VL $- 0.3 \text{ to } +26.0$	V

• Input voltage (analog)

Vin Vss -0.3 to Vpd $+0.3$	V

Input voltage (digital)

Vı	Vss - 0.3 to $Vdd + 0.3$	V

Output voltage

	.,	
Vo1	Vss - 0.3 to $Vdd + 0.3$	\
Vo ₂	VL - 0.3 to $Vss + 0.3$	١
Voз	VL - 0.3 to $VH + 0.3$	١

· Operating temperature

Tan#	20 40 . 75	۰۰
Topr	–20 to +75	U

Storage temperature

Recommended Operating Conditions

Supply voltage


VDDb	3.0 to 5.25	V
Vdda, Vd	DC, VDDd, VDDe, VDDf, VDDg	
	3.0 to 3.6	V
VM	0.0	V
VH	14.5 to 15.5	V
VL	−7.0 to −8.0	V
arating tamparati	ıro	

Operating temperature

Topr -20 to +75 °C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration (Top View)

Α	NC	NC	SCK2	SSI2	TEST3	AVss4	C8	AVSS6	AVDD5
В	D2	D1	D0	SEN2	TEST5	AV _{DD4}	C7	AVDD3	AVss3
С	D5	D4	D3	TEST4	AVss5	C9	C3	C4	CCDIN
D	D8	D7	D6				C1	C2	AVss1
Е	D9	DV _{DD1}	DVss1				AVss2	AVDD2	AVDD1
F	DVss2	DVss3	DV _{DD2}				PBLKI	XSHDI	XSHPI
G	ADCLKI	CLPOBI	CLPDMI				PBLK	XSHD	XSHP
Н	ADCLK	CLPOB	CLPDM				XRS	V _{DD4}	VDD3
J	CKI	СКО	Vss5				Vss3	H1	H2
K	osco	мско	V _{DD5}				V _{DD2}	RG	Vss2
L	OSCI	SSI1	Vss4	VM	V1A	V3A	Vss1	SSGSL	VDD1
М	SCK1	VD	TEST1	V2	VH	VL	TEST2	RST	WEN
N	SEN1	HD	Vss6	V4	V1B	V3B	SUB	SNCSL	ID/EXP
	1	2	3	4	5	6	7	8	9

Pin Description

Pin No.	Symbol	I/O	Description
A1	NC	_	No connected. (Open)
A2	NC	_	No connected. (Open)
А3	SCK2	I	CCD signal processor block serial interface clock input. (Schmitt trigger)
A4	SSI2	I	CCD signal processor block serial interface data input. (Schmitt trigger)
A5	TEST3	I	CCD signal processor block test input 3. Connect to DVss.
A6	AVss4	_	CCD signal processor block analog GND.
A7	C8	_	Capacitor connection.
A8	AVss6	_	CCD signal processor block analog GND.
A9	AV _{DD5}	_	CCD signal processor block analog power supply.
B1	D2	0	ADC output.
B2	D1	0	ADC output.
В3	D0	0	ADC output (LSB).
B4	SEN2	I	CCD signal processor block serial interface enable input. (Schmitt trigger)
B5	TEST5	I	CCD signal processor block test input 5. Connect to DVpd.
B6	AV _{DD4}	_	CCD signal processor block analog power supply.
В7	C7	_	Capacitor connection.
B8	AV _{DD3}	_	CCD signal processor block analog power supply.
В9	AVss3	_	CCD signal processor block analog GND.
C1	D5	0	ADC output.
C2	D4	0	ADC output.
C3	D3	0	ADC output.
C4	TEST4	ı	CCD signal processor block test input 4. Connect to DVss.
C5	AVss5	_	CCD signal processor block analog GND.
C6	C9	_	Capacitor connection.
C7	C3	_	Capacitor connection.
C8	C4	_	Capacitor connection.
C9	CCDIN	ı	CCD output signal input.
D1	D8	0	ADC output.
D2	D7	0	ADC output.
D3	D6	0	ADC output.
D7	C1	_	Capacitor connection.
D8	C2		Capacitor connection.
D9	AVss1		CCD signal processor block analog GND.
E1	D9	0	ADC output (MSB).
E2	DV _{DD1}		CCD signal processor block digital power supply. (Power supply for ADC)

Pin No.	Symbol	I/O	Description
E3	DVss1	_	CCD signal processor block digital GND.
E7	AVss2	_	CCD signal processor block analog GND.
E8	AV _{DD2}	_	CCD signal processor block analog power supply.
E9	AV _{DD1}	_	CCD signal processor block analog power supply.
F1	DVss2	_	CCD signal processor block digital GND.
F2	DVss3	_	CCD signal processor block digital GND.
F3	DV _{DD2}	_	CCD signal processor block digital power supply.
F7	PBLKI	I	Pulse input for horizontal and vertical blanking period pulse cleaning. (Schmitt trigger)
F8	XSHDI	I	CCD data level sample-and-hold pulse input. (Schmitt trigger)
F9	XSHPI	I	CCD precharge level sample-and-hold pulse input. (Schmitt trigger)
G1	ADCLKI	I	Clock input for analog/digital conversion. (Schmitt trigger)
G2	CLPOBI	I	CCD optical black signal clamp pulse input. (Schmitt trigger)
G3	CLPDMI	I	CCD dummy signal clamp pulse input. (Schmitt trigger)
G7	PBLK	0	Pulse output for horizontal and vertical blanking period pulse cleaning.
G8	XSHD	0	CCD data level sample-and-hold pulse output.
G9	XSHP	0	CCD precharge level sample-and-hold pulse output.
H1	ADCLK	0	Clock output for analog/digital conversion.
H2	CLPOB	0	CCD optical black signal clamp pulse output.
H3	CLPDM	0	CCD dummy signal clamp pulse output.
H7	XRS	0	Sample-and-hold pulse output for analog/digital conversion phase alignment.
H8	V _{DD4}	_	Timing generator block digital power supply. (Power supply for CDS block)
H9	V _{DD3}	_	Timing generator block 3.0 to 5.0V power supply. (Power supply for H1/H2)
J1	CKI	I	Inverter input.
J2	СКО	0	Inverter output.
J3	Vss5	_	Timing generator block digital GND.
J7	Vss3	_	Timing generator block digital GND.
J8	H1	0	CCD horizontal register clock output.
J9	H2	0	CCD horizontal register clock output.
K1	osco	0	Inverter output for oscillation. When not used, leave open or connect a capacitor.
K2	MCKO	0	System clock output for signal processor IC.
K3	V _{DD5}	_	Timing generator block digital power supply. (Power supply for common logic block)
K7	V _{DD2}	_	Timing generator block digital power supply. (Power supply for RG)
K8	RG	0	CCD reset gate pulse output.
K9	Vss2	_	Timing generator block digital GND.
L1	OSCI	I	Inverter input for oscillation. When not used, fix to low.

Pin No.	Symbol	I/O	Description
L2	SSI1	I	Timing generator block serial interface data input. Schmitt trigger input/No protective diode on power supply side.
L3	Vss4	_	Timing generator block digital GND.
L4	VM	_	Timing generator block digital GND. (GND for vertical driver)
L5	V1A	0	CCD vertical register clock output.
L6	V3A	0	CCD vertical register clock output.
L7	Vss1	_	Timing generator block digital GND.
L8	SSGSL	I	Internal SSG enable. High: Internal SSG valid, Low: External sync valid (With pull-down resistor)
L9	V _{DD1}	_	Timing generator block digital power supply. (Power supply for common logic block)
M1	SCK1	I	Timing generator block serial interface clock input. Schmitt trigger input/No protective diode on power supply side.
M2	VD	I	Vertical sync signal input.
МЗ	TEST1	I	Timing generator block test input 1. Normally fix to GND. (With pull-down resistor)
M4	V2	0	CCD vertical register clock output.
M5	VH	_	Timing generator block 15.0V power supply. (Power supply for vertical driver)
M6	VL	_	Timing generator block –7.5V power supply. (Power supply for vertical driver)
M7	TEST2	I	Timing generator block test input 2. Normally fix to GND. (With pull-down resistor)
M8	RST	I	Timing generator block reset input. High: Normal operation, Low: Reset control Normally apply reset during power-on. Schmitt trigger input/No protective diode on power supply side
M9	WEN	0	Memory write timing pulse output.
N1	SEN1	I	Timing generator block serial interface strobe input. Schmitt trigger input/No protective diode on power supply side
N2	HD	I	Horizontal sync signal input.
N3	Vss6	_	Timing generator block digital GND.
N4	V4	0	CCD vertical register clock output.
N5	V1B	0	CCD vertical register clock output.
N6	V3B	0	CCD vertical register clock output.
N7	SUB	0	CCD electronic shutter pulse output.
N8	SNCSL	I	Control input used to switch sync system. High: CKI sync, Low: MCKO sync (With pull-down resistor)
N9	ID/EXP	0	Vertical direction line identification pulse output/exposure time identification pulse output. Switching possible using the serial interface data. (Default: ID)

Electrical Characteristics

Timing Generator Block Electrical Characteristics

DC Characteristics

(Within the recommended operating conditions)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage 1	V _{DD2}	V _{DD} a		3.0	3.3	3.6	V
Supply voltage 2	V _{DD3}	VDDb		3.0	3.3	5.25	V
Supply voltage 3	V _{DD4}	VDDC		3.0	3.3	3.6	V
Supply voltage 4	VDD1, VDD5	VDDd		3.0	3.3	3.6	V
Input	RST, SCK1,	Vı +		0.8Vpdd			V
voltage 1*1	SSI1, SEN1	Vı –				0.2VDDd	V
Input	TEST1, TEST2	VIH1		0.7Vppd			V
voltage 2*2	SNCSL, SSGSL	VIL1				0.3Vpdd	V
		VIH2		0.8Vppd			V
Input/Output	\/D	VIL2				0.2Vppd	V
voltage	VD, HD	Vон1	Feed current where IoH = −1.2mA	VDDd - 0.8			V
		Vol1	Pull-in current where IoL = 2.4mA			0.4	V
Output	114 110	Voн2	Feed current where IoH = -22.0mA	VDDb - 0.8			V
voltage 1	H1, H2	VOL2	Pull-in current where IoL = 14.4mA			0.4	V
Output	DC	Vонз	Feed current where IoH = −3.3mA	VDDa - 0.8			V
voltage 2	RG	Vol3	Pull-in current where IoL = 2.4mA			0.4	V
Output	XSHP, XSHD, XRS, PBLK, CLPOB, CLPDM, ADCLK	Vон4	Feed current where IoH = −3.3mA	VDDC - 0.8			V
voltage 3		Vol4	Pull-in current where IoL = 2.4mA			0.4	٧
Output	СКО	Voн5	Feed current where IoH = -6.9mA	VDDd - 0.8			V
voltage 4	CKO	Vol5	Pull-in current where IoL = 4.8mA			0.4	V
Output	MCKO	Vон6	Feed current where IoH = -3.3mA	VDDd - 0.8			V
voltage 5	MCKO	Vol6	Pull-in current where IoL = 2.4mA			0.4	V
Output	ID/EXP,	Vон7	Feed current where IoH = -2.4mA	VDDd - 0.8			V
voltage 6	WEN	Vol7	Pull-in current where IoL = 4.8mA			0.4	V
		lol	V1A/B, V2, V3A/B, V4 = -8.25V	10.0			mA
Output	V1A, V1B,	Іом1	V1A/B, V2, V3A/B, V4 = -0.25V			-5.0	mA
current 1	V3A, V3B, V2, V4	І ОМ2	V1A/B, V3A/B = 0.25V	5.0			mΑ
	·	Іон	V1A/B, V3A/B = 14.75V			-7.2	mΑ
Output	CLID	Iosl	SUB = -8.25V	5.4			mΑ
current 2	SUB	Іоѕн	SUB = 14.75V			-4.0	mΑ

^{*1} This input pin is a schmitt trigger input and it does not have protective diode of the power supply side in the IC.

Note) This table indicates conditions at 3.3V drive.

^{*2} These input pins are with pull-down resistor in the IC.

Inverter I/O Characteristics for Oscillation

(Within the recommended operating conditions)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Logical Vth	OSCI	LVth			VDDd/2		V
Input	OSCI	ViH		0.7Vpdd			V
voltage		VIL				0.3VDDd	V
Output voltage	osco	Vон	Feed current where IoH = −3.6mA	VDDd - 0.8			V
		Vol	Pull-in current where IoL = 2.4mA			0.4	٧
Feedback resistor	OSCI, OSCO	RFB	VIN = VDDd or Vss	500k	2M	5M	Ω
Oscillation frequency	OSCI, OSCO	f		20		50	MHz

Inverter Input Characteristics for Base Oscillation Clock Duty Adjustment

(Within the recommended operating conditions)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Logical Vth		LVth			VDDd/2		V
Input	CKI	ViH		0.7Vppd			V
voltage	CKI	VIL				0.3VDDd	V
Input amplitude		Vin	fmax 50MHz sine wave	0.3			Vp-p

Note) Input voltage is the input voltage characteristics for direct input from an external source. Input amplitude is the input amplitude characteristics in the case of input through a capacitor.

Switching Characteristics


(VH = 15.0V, VM = GND, VL = -7.5V)

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
	TTLM	VL to VM	200	350	500	ns
Rise time	TTMH	VM to VH	200	350	500	ns
	TTLH	VL to VH	30	60	90	ns
	TTML	VM to VL	200	350	500	ns
Fall time	TTHM	VH to VM	200	350	500	ns
	TTHL	VH to VL	30	60	90	ns
	VCLH				1.0	٧
Output poice voltage	VCLL				1.0	V
Output noise voltage	VCMH				1.0	V
	VCML				1.0	V


Notes)


- 1. The MOS structure of this IC has a low tolerance for static electricity, so full care should be given for measures to prevent electrostatic discharge.
- 2. For noise and latch-up countermeasures, be sure to connect a by-pass capacitor (0.1μF or more) between each power supply pin (VH, VL) and GND.
- 3. To protect the CCD image sensor, clamp the SUB pin output at VH before input to the CCD image sensor.

Switching Waveforms




Waveform Noise





AC Characteristics


AC characteristics between the serial interface clocks



(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
ts1	SSI1 setup time, activated by the rising edge of SCK1	20			ns
th1	SSI1 hold time, activated by the rising edge of SCK1	20			ns
ts2	SCK1 setup time, activated by the rising edge of SEN1	20			ns
ts3	SEN1 setup time, activated by the rising edge of SCK1	20			ns


Serial interface clock internal loading characteristics (1)



^{*} Be sure to maintain a constantly high SEN1 logic level near the falling edge of the HD in the horizontal period during which V1A/B and V3A/B values take the ternary value and during that horizontal period.

Symbol	Definition	Min.	Тур.	Max.	Unit
ts1	SEN1 setup time, activated by the falling edge of HD	0			ns
th1	SEN1 hold time, activated by the falling edge of HD	110			μs

Serial interface clock internal loading characteristics (2)




^{*} Be sure to maintain a constantly high SEN1 logic level near the falling edge of VD.

(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
ts1	SEN1 setup time, activated by the falling edge of VD	0			ns
th1	SEN1 hold time, activated by the falling edge of VD	200			ns

Serial interface clock output variation characteristics

Normally, the serial interface data is loaded to the CXD3408GA at the timing shown in "Serial interface clock internal loading characteristics (1)" above. However, one exception to this is when the data such as STB is loaded to the CXD3408GA and controlled at the rising edge of SEN1. See "Description of Operation".



Symbol	Definition	Min.	Тур.	Max.	Unit
tpdPULSE	Output signal delay, activated by the rising edge of SEN1	5		100	ns


RST loading characteristics



(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
tw1	RST pulse width	25			ns


VD and HD phase characteristics



(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
ts1	VD setup time, activated by the falling edge of HD	100			ns
th1	VD hold time, activated by the falling edge of HD			20	ns

HD loading characteristics




MCKO load capacitance = 10pF

Symbol	Definition	Min.	Тур.	Max.	Unit
ts1	HD setup time, activated by the rising edge of MCKO	20			ns
th1	HD hold time, activated by the rising edge of MCKO	5			ns

CXD3408GA

Output variation characteristics



WEN and ID/EXP load capacitance = 10pF

Symbol	Definition	Min.	Тур.	Max.	Unit
tpd1	Time until the above outputs change after the rise of MCKO	20		60	ns

CCD Signal Processor Block Electrical Characteristics

DC Characteristics

 $(Fc = 18MSPS, DVDD1, 2 = AVDD1, 2, 3, 4, 5 = 3.3V, Ta = 25^{\circ}C)$

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage 1	DV _{DD1}	VDDe		3.0	3.3	3.6	٧
Supply voltage 2	DV _{DD2}	Voof		3.0	3.3	3.6	V
Supply voltage 3	AVDD1, AVDD2, AVDD3, AVDD4, AVDD5	VDDg		3.0	3.3	3.6	V
Analog input capacitance	CCDIN	Cin			15		pF
	SCK2, SSI2,	Vı+			1.8		٧
Input voltage	SEN2, TEST3, TEST4, XSHDI, XSHPI, ADCLKI, CLPOBI, CLPDMI, PBLKI	Vı –			1.1		V
A/D clock duty	ADCLKI				50		%
Output volters	D0 to D0	Vон	Feed current where IoH = −2.0mA	VDDe - 0.9			٧
Output voltage	D0 to D9	Vol	Pull-in current where IoL = 2.0mA			0.4	V

Analog Characteristics


 $(Fc = 18MSPS, DVDD1, 2 = AVDD1, 2, 3, 4, 5 = 3.3V, Ta = 25^{\circ}C)$

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
CCDIN input voltage amplitude	VIN	PGA gain = 0dB, output full scale	900		1100	mV
PGA maximum gain	Gmax	PGA gain setting data = "3FFh"		42		dB
PGA minimum gain	Gmin	PGA gain setting data = "000h"		-6		dB
ADC resolution				10		bit
ADC maximum conversion rate	Fc max		18			MHz
ADC integral non-linearity error	EL	PGA gain = 0dB		±1.0	±5.0	LSB
ADC differential non-linearity error	Ed	PGA gain = 0dB		±0.5	±1.0	LSB
Signal-to-noise ratio	SNR*1	CCDIN input connected to GND via a coupling capacitor PGA gain = 0dB		62		dB
CCDIN input voltage clamp level	CLP			1.5		V
CCD optical black signal clamp level	ОВ	OBLVL = "8h" PGA gain = 0dB		32		LSB

^{*1} SNR = 20 log (full-scale voltage/rms noise)

AC Characteristics

AC characteristics between the serial interface clocks




^{*} The setting values are reflected to the operation 6 ADCLKI clocks after the serial data is loaded at the rise of SEN2.

(Fc = 18MSPS, DVDD1,
$$2 = AVDD1$$
, 2 , 3 , 4 , $5 = 3.3V$, $Ta = 25$ °C)

Symbol	Definition	Min.	Тур.	Max.	Unit
tp1	SCK2 clock period	100			ns
ts1	SSI2 setup time, activated by the rise of SCK2	30			ns
th1	SSI2 hold time, activated by the rise of SCK2	30			ns
ts2	SCK2 setup time, activated by the rise of SEN2	30			ns
ts3	SEN2 setup time, activated by the rise of SCK2	30			ns

CDS/ADC Timing Chart




^{*} Set the input pulse polarity setting data D13, D14 and D15 of the serial interface data to "0".

$$(Fc = 18MSPS, DVDD1, 2 = AVDD1, 2, 3, 4, 5 = 3.3V, Ta = 25^{\circ}C)$$

Symbol	Definition	Min.	Тур.	Max.	Unit
tw1	ADCLKI clock period	54			ns
	ADCLKI clock duty		50		%
DL	Data latency		9		clocks

Preblanking Timing Chart



Description of Operation

Pulses output from the CXD3408GA's timing generator block are controlled mainly by the RST pin and by the serial interface data. The Pin Status Table is shown below, and the details of serial interface control are described on page 20 and thereafter.

Pin Status Table

Pin No.	Symbol	CAM	SLP	STB	RST	Pin No.	Symbol	CAM	SLP	STB	RST
A1	NC		_			D3	D6	_			
A2	NC		_			D7	C1	_			
А3	SCK2		_	_		D8	C2	_			
A4	SSI2		_	_		D9	AVss1		_	_	
A5	TEST3		_	_		E1	D9		_	_	
A6	AVss4		_	_		E2	DV _{DD1}		_	_	
A7	C8		_	_		E3	DVss1		_	_	
A8	AVss6		_	_		E7	AVss2		_	_	
A9	AV _{DD5}		_	_		E8	AV _{DD2}		-	_	
B1	D2		_	_		E9	AV _{DD1}		-	_	
B2	D1	_			F1	DVss2	_				
В3	D0	_			F2	DVss3	_				
В4	SEN2	_			F3	DV _{DD2}	_				
B5	TEST5		_			F7	PBLKI	_			
В6	AV _{DD4}		_	_		F8	XSHDI	_			
В7	C7		_	_		F9	XSHPI	_			
B8	AVDD3		_	_		G1	ADCLKI	_			
В9	AVss3		_	_		G2	CLPOBI	_			
C1	D5		_	_		G3	CLPDMI		_	_	
C2	D4		_	_		G7	PBLK	ACT	L	L	Н
СЗ	D3		_	_		G8	XSHD	ACT	L	L	ACT
C4	TEST4		_	_		G9	XSHP	ACT	L	L	ACT
C5	AVss5					H1	ADCLK	ACT	L	L	ACT
C6	C9	_			H2	CLPOB	ACT	L	L	Н	
C7	СЗ	_		НЗ	CLPDM	ACT	L	L	Н		
C8	C4	_			H7	XRS	ACT	L	L	ACT	
C9	CCDIN					H8	V _{DD4}				
D1	D8					Н9	V _{DD3}				
D2	D7		_			J1	CKI	ACT	ACT	ACT	ACT

Pin No.	Symbol	CAM	SLP	STB	RST	Pin No.	Symbol	CAM	SLP	STB	RST
J2	СКО	ACT	ACT	L	ACT	L9	V _{DD1}		_		
J3	Vss5		_	_		M1	SCK1	ACT	ACT	ACT	DIS
J7	Vss3		_	_		M2	VD*1	ACT	L	L	Н
J8	H1	ACT	L	L	ACT	МЗ	TEST1		_	_	
J9	H2	ACT	L	L	ACT	M4	V2	ACT	VM	VM	VM
K1	osco	ACT	ACT	ACT	ACT	M5	VH		_	_	
K2	МСКО	ACT	ACT	L	ACT	M6	VL		_		
K3	V _{DD5}		_			M7	TEST2	_			
K7	V _{DD2}		_	_		M8	RST	ACT	ACT	ACT	L
K8	RG	ACT	L	L	ACT	М9	WEN	ACT	L	L	L
K9	Vss2		_	_		N1	SEN1	ACT	ACT	ACT	DIS
L1	OSCI	ACT	ACT	ACT	ACT	N2	HD*1	ACT	L	L	Н
L2	SSI1	ACT	ACT	ACT	DIS	N3	Vss6		_	_	
L3	Vss4		_	_		N4	V4	ACT	VM	VM	VL
L4	VM		_	_		N5	V1B	ACT	VH	VH	VM
L5	V1A	ACT	VH	VH	VM	N6	V3B	ACT	VH	VH	VL
L6	V3A	ACT	VH	VH	VL	N7	SUB	ACT	VH	VH	VL
L7	Vss1		_	_		N8	SNCSL	ACT	ACT	ACT	ACT
L8	SSGSL	ACT	ACT	ACT	ACT	N9	ID/EXP	ACT	L	L	L

 $^{^{*1}}$ It is for output. For input, all items are "ACT".

Note) ACT means that the circuit is operating, and DIS means that loading is stopped.


L indicates a low output level, and H a high output level in the controlled status.

Also, VH, VM and VL indicate the voltage levels applied to VH (Pin M5), VM (Pin L4) and VL (Pin M6), respectively, in the controlled status.

Timing Generator Block Serial Interface Control

The CXD3408GA's timing generator block basically loads and reflects the timing generator block serial interface data sent in the following format in the readout portion at the falling edge of HD. Here, readout portion specifies the horizontal period during which V1A/B and V3A/B, etc. take the ternary value.

Note that some items reflect the timing generator block serial interface data at the falling edge of VD or the rising edge of SEN1.



There are two categories of timing generator block serial interface data: CXD3408GA timing generator block drive control data (hereafter "control data") and electronic shutter data (hereafter "shutter data").

The details of each data are described below.

Control Data

Data	Symbol	Function	Data = 0	Data = 1	RST
D00 to D07	CHIP Chip enable		10000001 → Enabled Other values → Disabled		AII 0
D08, D09	СТС	Category switching	See D08 to	D09 CTG.	AII 0
D10 to D12	MODE	Drive mode switching	See D10 to	D12 MODE.	AII 0
D13	SMD	Electronic shutter mode switching*1	OFF	ON	0
D14	HTSG	HTSG control switching*1	OFF	ON	0
D15, D16	_	_	_	_	AII 0
D17	NTPL	SSG function switching	NTSC	PAL	0
D18 to D31	_			_	AII 0
D32	FGOB	Wide OBCLP generation switching	OFF	ON	0
D33	EXP	ID/EXP output switching	ID	EXP	0
D34, D35	РТОВ	OBCLP waveform patterm switching	See D34 to	D35 PTOB.	AII 0
D36, D37	LDAD	ADCLK logic phase adjustment	See D36 to	D37 LDAD.	0
D38, D39	TINE INTERPOLATION CONTROL		See D38 to D39 STB.		AII 0
D40 to D47			_	_	AII 0

^{*1} See D13 SMD.

Shutter Data

Data	Symbol	Function	Data = 0	Data = 1	RST
D00 to D07	CHIP	Chip enable	10000001 → Enabled Other values → Disabled		All 0
D08, D09	CTG	Category switching	See D08 to	D09 CTG.	AII 0
D10 to D19	SVD	Electronic shutter vertical period specification	See D10 to D19 SVD.		AII 0
D20 to D31	SHD	Electronic shutter horizontal period specification	See D20 to D31 SHD.		All 0
D32 to D41	SPL	High-speed shutter position specification	See D32 to D41 SPL.		AII 0
D42 to D47			_	_	All 0

Detailed Description of Each Data

Shared data: D08, D09 CTG [Category]

Of the data provided to the CXD3408GA by the serial interface, the CXD3408GA loads D10 and subsequent data to each data register as shown in the table below according to the combination of D08 and D09.

D09	D08	Description of operation
0	0	Loading to control data register
0	1	Loading to shutter data register
1	Х	Test mode

Note that the CXD3408GA can apply these categories consecutively within the same vertical period. However, care should be taken as the data is overwritten if the same category is applied.

Control data: D10 to D12 MODE [Drive mode]

The CXD3408GA timing generator block drive mode can be switched as follows. However, the drive mode bits are located to the CXD3408GA and reflected at the falling edge of VD.

D12	D11	D10	Description of operation	D12	D11	D10	Description of operation
0	0	0	Draft mode (default)	1	0	0	Draft mode
0	0	1	AF1 mode	1	0	1	Frame mode (A field read out)
0	1	0	AF2 mode 1 1 0 Frame		Frame mode (B field read out)		
0	1	1	Frame mode 1		1	1	Test mode

Draft mode is the pulse eliminator drive mode called octuple speed mode in the ICX406. This is a high frame rate drive mode that can be used for purposes such as monitoring and auto focus (AF).

AF1 and AF2 modes are the pulse eliminator drive modes called by the same names in the ICX406. These drive modes are based on draft mode, and are used to increase the frame rate for auto focus (AF). In these modes, the screen is swept in the vertical direction and the center portion lines are cut out.

Frame mode is the ICX406 drive mode in which the data for all lines are read. This drive mode is comprised of A and B Fields, so when it is established, repeated drive is performed in the manner of $A \to B \to A \to and$ so on.

Frame mode (A or B Field) is the drive mode in which each field can be specified separately.

Control data: D17 NTPL [SSG function switching]

The CXD3408GA internal SSG output pattern can be switched as follows. However, the SSG function switching bits are loaded to the CXD3408GA and reflected at the falling edge of VD.

D17	Description of Operation
0	NTSC equivalent pattern output
1	PAL equivalent pattern output

VD period in each pattern is defined as follows.

	Frame mode	Draft mode	AF1 mode	AF2 mode
NTSC equivalent pattern	1012H + 1672ck	224H + 1372ck × 2	112H + 1372ck	56H + 686ck
PAL equivalent pattern	944H + 464ck	269H + 2039ck	134H + 2354ck	67H + 1178ck

See the Timing Charts for the actual operation.

Control data: D32 FGOB [Wide CLPOB generation]

This controls wide CLPOB generation during the vertical OPB period. See the Timing Charts for the actual operation. The default is "OFF".

D32	Description of operation
0	Wide CLPOB generation OFF
1	Wide CLPOB generation ON

Control data: D34, D35 PTOB [CLPOB waveform pattern]

This indicates the CLPOB waveform pattern. The default is "Normal".

D35	D34	Waveform pattern
0	0	(Normal)
0	1	(Shifted rearward)
1	0	(Shifted forward)
1	1	(Wide)

Control data: D36, D37 LOAD [ADCLK logical phase]

This indicates the ADCLK logic phase adjustment data. The default is 90° relative to MCKO.

D37	D36	Degree of adjustment (°)
0	0	0
0	1	90
1	0	180
1	1	270

Control data: D38, D39 STB [Standby]

The operating mode is switched as follows. However, the standby bits are loaded to the CXD3408GA and control is applied immediately at the rising edge of SEN1.

D39	D38	Symbol	Operating mode
Х	0	CAM	Normal operating mode
0	1	SLP	Sleep mode
1	1	STB	Standby mode

See the Pin Status Table for the pin status in each mode.

Control data/shutter data: [Electronic shutter]

The CXD3408GA realizes various electronic shutter functions by using control data D13 SMD and D14 HTSG and shutter data D10 to D19 SVD, D20 to D31 SHD and D32 to D41 SPL.

These functions are described in detail below.

First, the various modes are shown below.

These modes are switched using control data D13 SMD.

D13	Description of operation
0	Electronic shutter stopped mode
1	Electronic shutter mode

The electronic shutter data is expressed as shown in the table below using $\boxed{D20}$ to $\boxed{D31}$ SHD as an example. However, MSB (D31) is a reserve bit for the future specification, and it is handled as a dummy on this IC.

MSB											LSB
D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20
Х	0	0	1	1	1	0	0	0	0	1	1
	1			Ò				3	3		

SHD is expressed as 1C3h.

[Electronic shutter stopped mode]

During this mode, all shutter data items are invalid.

SUB is not output in this mode, so the shutter speed is the accumulation time for one field.

[Electronic shutter mode]

During this mode, the shutter data items have the following meanings.

Symbol	Data	Description
SVD	D10 to D19	Number of vertical periods specification (000h ≤ SVD ≤ 3FFh)
SHD	D20 to D31 Number of horizontal periods specification (000h ≤ SHD ≤ 7FFh)	
SPL	D32 to D41	Vertical period specification for high-speed shutter operation (000h ≤ SPL ≤ 3FFh)


Note) The bit data definition area is assured in terms of the CXD3408GA functions, and does not assure the CCD characteristics.

The period during which SVD and SHD are specified together is the shutter speed. An image of the exposure time calculation formula is shown below. In actual operation, the precise exposure time is calculated from the operating frequency, VD and HD periods, decoding value during the horizontal period, and other factors.

(Exposure time) = $SVD + \{(number of HD per 1V) - (SHD + 1)\}$


Concretely, when specifying high-speed shutter, SVD is set to "000h". (See the figure.) During low-speed shutter, or in other words when SVD is set to "001h" or higher, the serial interface data is not loaded until this period is finished.

The vertical period indicated here corresponds to one field in each drive mode. In addition, the number of horizontal periods applied to SHD can be considered as (number of SUB pulses -1).



Further, SPL can be used during this mode to specify the SUB output at the desired vertical period during the low-speed shutter period.

In the case below, SUB is output based on SHD at the SPL vertical period out of (SVD + 1) vertical periods.




Incidentally, SPL is counted as "000h", "001h", "002h" and so on in conformance with SVD. Using this function it is possible to achieve smooth exposure time transitions when changing from low-speed shutter to high-speed shutter or vice versa.

[HTSG control mode]

This mode controls the V1A/B and V3A/B ternary level outputs (readout pulse block) using D14 HTSG.


D14	Description of operation
0	Readout pulse (SG) normal operation
1	HTSG control mode




[EXP pulse]

The ID/EXP pin (N9) output can be switched between the ID pulse or the EXP pulse using D33 EXP. The default is the "ID" pulse. See the Timing Charts for the ID pulse. The EXP pulse indicates the exposure time when it is high. The transition point is the last SUB pulse falling edge, and midpoint value (1338ck) of each V1A/B and V3A/B ternary out put falling edge. When there is no SUB pulse, the later ternary output falling edge (1416ck) is used. See the EXP pulse indicated in the explanatory diagrams under [Electronic shutter] for an image of operation.


Note that the above specification is based on draft mode. For frame mode, the former value is 1260ck and the latter value is 1416ck.



* The number of SUB pulses is determined by the serial interface data. This chart shows the case where SUB pulses are output in each horizontal period.
* ID/EXP of this chart shows ID. ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.
* VD of this chart is NTSC equivalent pattern (1012H + 1672ck units). For PAL equivalent pattern, it is 944H + 464ck units.




* The number of SUB pulses is determined by the serial interface data. This chart shows the case where SUB pulses are output in each horizontal period.
* ID/EXP of this chart shows ID. ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.
* VD of this chart is NTSC equivalent pattern (224H + 1372ck + 1372ck units). For PAL equivalent pattern, it is 269H + 2039ck units.




The number of SUB pulses is determined by the serial interface data. This chart shows the case where SUB pulses are output in each horizontal period. ID/EXP of this chart shows ID. ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component. 240 stages are fixed for high-speed sweep block; 232 stages are fixed for frame shift block.

VD of this chart is NTSC equivalent pattern (112H + 1372ck units). For PAL equivalent pattern, it is 134H + 2354ck units.



The number of SUB pulses is determined by the serial interface data. This chart shows the case where SUB pulses are output in each horizontal period. ID/EXP of this chart shows ID. ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component. 360 stages are fixed for high-speed sweep block; 360 stages are fixed for frame shift block. VD of this chart is NTSC equivalent pattern (56H + 686ck units). For PAL equivalent pattern, it is 67H + 1178ck units.




* The HD of this chart indicates the actual CXD3408GA load timing.

The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.

The HD fall period should be between approximately 3.3 to 17.6µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs). Internal SSG is at this timing. SUB is output at the timing shown above when output is controlled by the serial interface data.


ID/EXP of this chart shows ID. ID/EXP and WEN are output at the timing shown above at the position shown in Chart-1.



The HD of this chart indicates the actual CXD3408GA load timing.

The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.

The HD fall period should be between approximately 3.3 to 17.6µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs). Internal SSG is at this timing.




The HD of this chart indicates the actual CXD3408GA load timing.

The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.

The HD fall period should be between approximately 3.3 to 17.6µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs). Internal SSG is at this timing. SUB is output at the timing shown above when output is controlled by the serial interface data.

ID/EXP of this chart shows ID.

High-speed sweep of V1A/B, V2, V3A/B, V4 is performed up to 72H of 2660ck (#1739).



The HD of this chart indicates the actual CXD3408GA load timing.


* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.

The HD fall period should be between approximately 3.3 to 17.6 us (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4 us). Internal SSG is at this timing.

 $[^]st$ SUB is output at the timing shown above when output is controlled by the serial interface data.

ID/EXP of this chart shows ID. PBLK, CLPOB, ID/EXP and WEN are output at the timing shown above at the position shown in Chart-2, 3 and 4.


Frame shift of V1A/B, V2, V3A/B and V4 is performed up to 7H 1563ck (#232) in AF1 mode and 10H 1688ck (#360) in AF2 mode. In addition, high-speed sweep is performed up to 111H 2015ck (#240) in AF1 mode and 55H 1688ck (#360) in AF2 mode.




* The HD of this chart indicates the actual CXD3408GA load timing.

* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.

* The HD fall period should be between approximately 3.3 to 17.6µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs). Internal SSG is at this timing.



* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.
* The HD fall period should be between approximately 3.3 to 17.6µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs). Internal SSG is at this timing.




* The HD of this chart indicates the actual CXD3408GA load timing.

* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.

* The HD fall period should be between approximately 3.3 to 17.6µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs). Internal SSG is at this timing.

Applicable CCD image sensor


• ICX406



^{*} HD' indicates the HD which is the actual CXD3408GA load timing.

* The phase relationship of each pulse shows the logical position relationship. For the actual output waveform, a delay is added to each pulse.

* The logical phase of ADCLK can be specified by the serial interface data.



^{*} This chart is a drive timing chart example of electronic shutter normal operation.

* Data exposed at D includes the blooming component. For details, see the CCD image sensor data sheet.


* The CXD3408GA does not generate the pulse to control mechanical shutter operation.

* The switching timing of drive mode and electronic shutter data is not the same.

CCD Signal Processor Block Serial Interface Control

The CXD3408GA's CCD signal processor block basically loads the CCD signal processor block serial interface data sent in the following format at the rising edge of SEN2, and the setting values are then reflected to the operation 6 ADCLKI clocks after that.

CCD signal processor block serial interface control requires clock input to ADCLKI in order to load and reflect the serial interface data to operation, so this should normally be performed when the timing generator block is in the normal operation mode.



There are four categories of CCD signal processor block serial interface data: standby control data, PGA gain setting data, OB clamp level setting data, and input pulse polarity setting data.

Note that when data from multiple categories is loaded consecutively, the data for the category loaded last is valid and data from other categories is lost. When transferring data from multiple categories, raise SEN2 for each category and wait until the setting value 6 ADCLKI clocks after that has been reflected to operation, then transmit the next category.

The detail of each data are described below.

Standby Control Data

Data	Symbol	Function Data = 0 Data :			
D00	TEST	Test code	ode Set to 0.		
D01 to D03	CTG	Category switching	D01 to [003 CTG	
D04 to D14	FIXED	_	Set to All 0.		
D15	STB	Standby control Normal operating mode Standb		Standby mode	

PGA Gain Setting Data

Data	Symbol	Function	Data = 0 Data = 1	
D00	TEST	Test code	Set to 0.	
D01 to D03	CTG	Category switching	D01 to [003 CTG
D04, D05	FIXED	— Set to All 0.		All 0.
D06 to D15	GAIN	PGA gain setting data	See D06 to	D15 GAIN.

OB Clamp Level Setting Data

Data	Symbol	Function	Data = 0	Data = 1	
D00	TEST	Test code	Set to 0.		
D01 to D03	CTG	Category switching	D01 to [003 CTG	
D04 to D11	FIXED	— Set to Al		All 0.	
D12 to D15	OBLVL	OB clamp level setting data	See D12 to	D15 OBLVL.	

Input Pulse Polarity Setting Data

Data	Symbol	Function	Data = 0 Data = 1		
D00	TEST	Test code	Set to 0.		
D01 to D03	CTG	Category switching	D01 to [003 CTG	
D04 to D12	FIXED	_	Set to	All O.	
D13 to D15	POL	Input pulse polarity setting data	Set to	All O.	

Detailed Description of Each Data

Shared data: D01 to D03 CTG [Category]

Of the data provided to the CXD3408GA by the CCD signal processor block serial interface, the CXD3408GA loads $\boxed{\text{D04}}$ and subsequent data to each data register as shown in the table below according to the combination of $\boxed{\text{D01}}$ to $\boxed{\text{D03}}$.

D01	D02	D03	Description of operation
0	0	0	Loading to standby control data register
0	0	1	Loading to PGA gain setting data register
0	1	0	Loading to OB clamp level setting data register
0	1	1	Loading to input pulse polarity setting data register
1	Х	Х	Access prohibited

Standby control data: D15 STB [Standby]

The operating mode of the CCD signal processor block is switched as follows. When the CCD signal processor block is in standby mode, only the serial interface is valid.

D15	Description of operation
0	Normal operating mode
1	Standby mode

PGA gain setting data: D06 to D15 GAIN [PGA gain]

The CXD3408GA can set the programmable gain amplifier (PGA) gain from –6dB to +42dB in 1024 steps by using PGA gain setting data D06 to D15 GAIN.

The PGA gain setting data is expressed as shown in the table below using D06 to D15 GAIN.

MSB									LSB
D06	D07	D08	D09	D10	D11	D12	D13	D14	D15
0	. 1	1	1	0	0	0	0	1	1
↓		\downarrow				\downarrow			
1		С				3			


GAIN is expressed as 1C3h.

For example, when GAIN is set to "000h", "080h", "220h", "348h" and "3FFh", the respective PGA gain setting values are -6dB, 0dB, +20dB, +34dB and +42dB.

OB clamp level setting data: D12 to D15 OBLVL [OB clamp level]


The CXD3408GA can set the OPB clamp output value from 0 to 60LSB in 4LSB steps by using CCD signal processor block control data D12 to D15 OBLVL.

The OPB clamp output setting data is expressed as shown in the table below using D12 to D15 OBLVL.



OBLVL is expressed as 6h .


For example, when OBLVL is set to "0h", "1h", "8h" and "Fh", the respective OPB clamp output setting values are 0LSB, 4LSB, 32LSB and 60LSB.



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Notes on Operation

1. Be sure to start up the timing generator block VL and VH pin power supplies at the timing shown in the figure below in order to prevent the SUB pin of the CCD image sensor from going to negative potential. In addition, start up the timing generator block VDD1, VDD2, VDD3, VDD4 and VDD5 pin and CCD signal processor block DVDD1, DVDD2, AVDD1, AVDD2, AVDD3, AVDD4 and AVDD5 pin power supplies at the same time either before or at the same time as the VH pin power supply is started up.




- 2. Reset the timing generator block and CCD signal processor block during power-on. The timing generator block is reset by inputting the reset signal to the RST pin. The CCD signal processor block is reset by initializing the serial data.
- 3. Separate the timing generator block VDD1, VDD2, VDD3, VDD4 and VDD5 pins from the CCD signal processor block DVDD1, DVDD2, AVDD1, AVDD2, AVDD3, AVDD4 and AVDD5 pins.
 Also, the ADC output driver stage is connected to the dedicated power supply pin DVDD1. Separating this pin from other power supplies is recommended to avoid affecting the internal analog circuits.
- 4. The difference in potential between the timing generator block VDD4 pin supply voltage 3 VDDC and the CCD signal processor block DVDD1, DVDD2, AVDD1, AVDD2, AVDD3, AVDD4 and AVDD5 pin supply voltages 1 VDDE, 2 VDDf and 3 VDDg should be 0.1V or less.
- 5. The timing generator block and CCD signal processor block ground pins should use a shared ground which is connected outside the IC. When the set ground is divided into digital and analog blocks, connect the timing generator block ground pins to the digital ground and the CCD signal processor block ground pins to the analog ground. The difference in potential between the timing generator block Vss1, Vss2, Vss3, Vss4, Vss5, Vss6 and VM and the CCD signal processor block DVss1, DVss2, DVss3, AVss1, AVss2, AVss3, AVss4, AVss5 and AVss6 should be 0.1V or less.
- 6. Do not perform serial communication with the CCD signal processor block during the effective image period, as this may cause the picture quality to deteriorate. In addition, using SCK2, SSI2 and SEN2, which are used by the CCD signal processor block, use of the dedicated ports is recommended. When using these pins as shared ports with the timing generator block or other ICs, be sure to thoroughly confirm the effects on picture quality before use.

Package Outline

Unit: mm

Oita Ass'y



HITACHI TOKYO Ass'y

