

# Computer Organization, Spring, 2016

## Lab 4: Pipeline CPU

**Due: 2016/5/30 11:59pm**

**Demo: 2016/6/1&6/2**

### 1. Goal:

Modifying the CPU designed in lab3 and implementing a simple version pipelined CPU.

### 2. HW requirement:

- Please use **Xilinx** as simulation platform, **Xilinx ISE Design Suite 14.7** is used to evaluate.
- Please attach **your name** and **student ID** as comments at the top of each file. **PLEASE FOLLOW THE FOLLOWING RULE!** Zip your folder and name with your student IDs (e.g., 0316001\_0316002.zip) before uploading to e3. **Multiple submissions are accepted, and the version with the latest time stamp will be graded.**
- Pipe\_Reg.v and Pipe\_CPU\_1.v are supplied.
- In the top module, based on your design, please accordingly change the following  $N$  to the value which is the total size (length) of input signals (including data and control) entering each set of pipeline registers.  

$$\text{Pipe\_Reg} \#(\text{size}(N)) \text{ ID\_EX}$$
- And notice that, when using CO\_P4\_test\_data1 and CO\_P4\_data2, these lines in Data\_Memory.v should be command (shown in the following picture). However, these will be used in CO\_P4\_test\_data3 (bubble sort with only BEQ as its branch instruction).

```
initial begin
  for(i=0; i<128; i=i+1)
    Mem[i] = 8'b0;
    /*Mem[0] = 8'b0100;
    Mem[4] = 8'b0101;
    Mem[8] = 8'b0110;
    Mem[12] = 8'b0111;
    Mem[16] = 8'b1000;
    Mem[20] = 8'b1001;
    Mem[24] = 8'b1010;
    Mem[28] = 8'b0010;
    Mem[32] = 8'b0001;
    Mem[36] = 8'b0011;*/
end
```

### 3. Description:

#### a. Code (120%):

**Basic instruction set (80%):** Previous Labs' instructions, only ADD, ADDI, SUB, AND, OR, SLT, SLTIU, SRA, SRAV, ORI, LW, SW, and MUL.

**Advance (40%):** Hazard Detection + Forwarding

Need to stall pipelined CPU if it detects load-use.

Need to forward data if instructions have data dependency.

**Basic Instruction + BEQ + BNE.** Besides, neither BLE, BLTZ nor JUMP will appear in any test case.

#### b. Testbench:

Please use the tested pattern CO\_P4\_test\_1.txt to test basic instruction, CO\_P4\_test\_2.txt to test hazard detection and forwarding.

```
CO_P4_test_1.txt

Begin:
addi $1, $0, 3;      // a = 3
addi $2, $0, 4;      // b = 4
addi $3, $0, 1;      // c = 1
sw   $1, 4($0);      // A[1] = a
add  $4, $1, $1;      // d = a + a
or   $6, $1, $2;      // f = a | b
and  $7, $1, $3;      // g = a & c
sub  $5, $4, $2;      // e = d - b
slt  $8, $1, $2;      // h = a < b
beq  $1, $2, Begin;   // if a==b goto Begin
lw   $10, 4($0);     // i = A[1]
```


```
CO_P4_test_2.txt

addi $1, $0, 16
addi $2, $1, 4
addi $3, $0, 8
sw   $1, 4($0)
lw   $4, 4($0)
sub  $5, $4, $3
add  $6, $3, $1
addi $7, $1, 10
and  $8, $7, $3
addi $9, $0, 100
```


#### c. Report (20%):

The format is in CO\_document.docx

#### 4. Architecture for reference (basic):



#### 5. Architecture for reference (advance):



## 6. Grade

- a. Total score: 140% **COPY WILL GET 0!!**
- b. Basic score: 80%
- c. Advance score: 40%
- d. Report: 20%
- e. Delay: 10% off / day

## 7. Hand in your Assignment

Please upload the assignment to the E3.

Put all of .v source files and report into same compressed file. (Use your student ID to be the name of your compressed file and must have the form of student IDs. Ex. 0316001\_0316002.zip)

**Note: You must be uploading the “.zip” file to e3. Other filenames and formats such as \*.rar and \*.7z are NOT accepted!**

## 8. Demo

Time: 2016/6/1&6/2

Please review your code from lab 1 to lab 4. All the questions are relative to the labs. You will get a grade after the demo, and it will be one part of your lab score.

## 9. Q&A

For any questions regarding Lab 4, please contact 黃甯琪

(blackitty321@gmail.com), or ask/post your questions in the corresponding discussion forum!

**This lab is hard, please start to do it as earlier as you can!**