
Huan-Cheng Liao Gerald Topalli

1. LNA Topology


The targeted LNA for this project is a Cascode Common Source stage with Inductive degeneration. The LNA is a single stage amplifier. The inductive source degeneration allows for a good tradeoff between the input matching and the NF of the circuit, since the current noise contribution of the driving transistor appears to be smaller at the output. Furthermore, the cascode configuration improves the stability of the LNA because it creates some isolation between the output and the input. In order to match the LNA to 50 ohm, we placed a pad capacitor in order to have life-like inductor values that can be implemented using bonding wires. The schematic of the designed LNA is shown in the figure below. LG and L1 are used for the input matching transformation. MB is used to bias the gate of M1 to the desired DC gate voltage. LD was selected to resonate the output capacitance.



2. Desired Specs and Achieved Specs

	Specs	Simulated Performance
DC current	<7.5mA	2.416mA
S11	<-10dB	-41.19
Peak Voltage Gain	20dB	21.4dB
Bandwidth	200MHz	780MHz
Noise Figure	3dB	1.688
IP _{1dB}	-25dBm	-12.75dBm
P _{IIP3}	-15dBm	-2.99dBm
Total Inductance	<20nH	18.6nH

3. Schematic of the Inductively Degenerated Cascode LNA including the biasing circuit.



4. NF:

In order to calculate the NF of this topology, we must take into consideration the the fT of the MOSFET 1 (which appears in the NF figure formula of the Inductively Degenerated Cascode LNA) changes because of the added capacitance C2. To account for that, the following derivation was performed. By doing the following derivations, and by knowing the transistors parameters from ADS, we were able to hand calculate the fT of the loaded transistor to be 13MHz. We did find the H21 parameter of the loaded nmos to be 0dB at around 14MHz in ADS. This change in the fT may happen for different reasons. The main reason is that we assumed the Cgd capacitance is very small, and it does not affect the fT.

We assumed a value of 2 for lambda, assuming this is one of the short technology nodes. Although this is only a 130nm process node, the gamma value should not be this high but just for first order calculations, we assumed it to be 2. So, the calculated NF = 1.557 or 1.92dB. The value that we took from the simulator was 1.688. I think this is coming because of the small difference that we have on the fT calculation and the unknown value of gamma. I think the major contributor comes from the assumed value of gamma. The cascode transistor is not included in the calculation because it's source is degenerated.

Input matching:

CGS1 = 15 fF

Cpad = 100 fF

Solving the two equations shown in the figure below, we calculated the values of LG and L1.

LG = 7.2 nH

L1 = 1.4 nH

S11 = -31 dB

$$\frac{1}{(14\pi L_{1})(2451^{4}(24d))} = \omega_{0}^{2}$$

$$= \frac{1}{(7.2\times10^{\frac{1}{4}}+1.4\times10^{\frac{9}{4}})(100\times10^{-15}+\frac{27M}{250\times10^{\frac{1}{4}}27})} = 9.92\times10^{\frac{1}{2}} = (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2}$$

$$= (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2}$$

$$= (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2} = (21.5\times10^{10})^{2}$$

$$= (21.5\times10^{10})^{2} = (21.5\times10^{10})^$$

Gain:

For the gain calculation, we had to firstly calculate the inductor value which resonates the output capacitance. Assuming the output capacitance node is dominated by the capacitance of the load, we calculated an LD of 10nH to be enough to resonate the output node at 5 GHz. The quality of the inductor was 15, so the parallel $Rp = Q^*w^*LD = 15^*2^*pi^*5G^*10n = 4.7k$ ohm. Rp >> RL, thus we are not considering its effect on the gain calculation. Also, the output cascode resistance is quite high because the source of the cascode transistor is degenerated, thus leading to a high impedance at the output. It was for these reasons why we assumed the output impedance to be 200 ohms. Please find below how we calculated the theoretical gain. Theoretical gain is very close to the simulated one.

$$\begin{cases} \frac{Vm-Vx}{s1g} = sC_{pnd} Vx + (Vx-Vr)sC_{gs} \\ sC_{gs}(Vx-Vr) + gm(Vx-Vr) = \frac{Vr}{s1} \end{cases}$$

$$\frac{V_{in}}{s \lg} = V_{in} \left(\frac{1}{s \lg} + s \operatorname{Cpad} + s \operatorname{Cgs} \right) - s \operatorname{Cgs} V_{Y}$$

$$= \frac{s^{*} \operatorname{Cgsl}_{1} + s \operatorname{gml}_{1} + 1}{s^{*} \operatorname{Cgsl}_{1} + s \operatorname{gml}_{1}} \left(\frac{1}{s \lg} + s \operatorname{Cpad} + s \operatorname{Cgs} \right) V_{Y} - s \operatorname{Cgs} V_{Y}$$

$$- > V_{\Upsilon} = \frac{V_{TM}}{s_{Lg}} \times \frac{s_{Lg}^2 L_1 + s_{gmL_1}^2 + 1)(s_{Lg}^2 + s_{Lg}^2) - s_{Lg}^2 (s_{Lg}^2 + s_{gmL_1}^2)}{(s_{Lg}^2 + s_{gmL_1}^2 + 1)(s_{Lg}^2 + s_{Lg}^2) - s_{Lg}^2 (s_{Lg}^2 + s_{gmL_1}^2)}$$

W= 22x5x109

RL = 200

CJS = 15x10 F


Cped = 100 FF

> using Matlab to calculate


>> Vout \(\alpha - 8.23 - 2027i \(> \) | \(\forall \text{vin} \) \(\alpha = 1.88 \)

5. Simulated Values


Gain Plot: -3dB Bandwidth 4.21GHz - 5.435GHz




Noise Figure Plot




IP1dB: The calculated IP1dB = -12.75dBm



IIP3_dBm: The measured IIP3_dBm = -2.99 dBm



S11: The bandwidth of S11 4.6GHz - 5.39GHz. This is also the bandwidth of the LNA.



6. Performance comparison

Parameters	Hand-Calculated	Simulated
NF	1.92 dB	1.66 dB
Gain	20.8 dB	21.4 dB
Input Resistance	47.3 ohms	50.8 ohms

The big change in the NF I think happens because of the assumed gamma value for the 130nm process.

The calculated and simulated values of Gain and Input Resistance are very close to each other. Minor differences happen because of device non-idealities.

$$FoM = \frac{\frac{10^{\frac{21.4}{20}} \times 10^{\frac{-12.75}{10}} \times 780M}{1.2 \times 2.416 \times (10^{\frac{1.688}{10}} - 1) \times 5G} \times 10^6 = 70653$$